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This thesis deals with the mitigation of voltage sag, which is the most common power-
quality problem experienced in power systems.  This thesis presents a method of
optimal placement of two series compensation devices, namely: the Dynamic Voltage
Restorer (DVR) and the Thyristor Voltage Regulator (TVR).  The DVR is a very
effective compensation device, but relatively little research was reported about its
optimal placement.  The TVR is a relatively new circuit using thyristors for voltage
regulation.  A computer model using MATLAB Simulink is developed for simulating
the TVR and for demonstrating its effectiveness for sag mitigation.  In order to reduce
the effect of noise as switching on error, hysteresis control has been proposed and
demonstrated.
The late part of this project is devoted to the optimal placement of series compensation
devices for sag mitigation in two case studies, which are performed on a 34-node
supply system.  In the simple case where sags are caused by predictable events such as
sudden load changes, the optimal placement of TVRs is achieved by optimizing of an
objective function that incorporates fuzzy membership functions of voltage profiles
and device cost.
In consideration of stochastic sag events occurring at the point of common coupling,
an algorithm dealing with the optimal mix and placement of DVR and TVR is
xiv
proposed.  A cost function with two cost components, namely: the device cost and cost
to the consumers after the implementation of the devices is formulated to represent the
total power quality cost.  A trade-off is made during optimization between these two
conflicting cost components.  A probability-based technique known as the Weighted
Sampling is developed to provide a comprehensive representation of all cost penalties
due to voltage sags on individual consumers.  
As the optimization involves many variables, such as location, type and parameters of
the devices (regulation ranges, power ratings), the heuristic-search approach of genetic
algorithm (GA) is adopted.  Continuities and derivatives of the objective functions do
not restrict GA.  An innovative coding system is developed to shorten the GA strings
and increase the GA’s speed for achieving high-quality solutions.
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CHAPTER 1 INTRODUCTION
1.1 BACKGROUND OF THE RESEARCH
Power Quality (PQ) has become an important topic due to the fact that more and more
expensive and sensitive equipment is employed.  Accordingly, the PQ problems may
cause consumers a great loss of time and revenue if the PQ problems are not handled
in a prompt and proper manner.  An important paper has brought the attention of the
PQ problem [1], which claims that PQ-related problems cost $26 billion annually in
U.S. alone.  Therefore, the economic reason is the main initiative for extensive
research in PQ area.
1.1.1 Power Quality Phenomena
Though the definition of Power Quality is still debatable, many researchers concern the
categorization of this problem.  In terms of both the definition and the categorization of
Power Quality, there are discrepancies existing among various Standard Organizations,
such as IEC [2] [3] and IEEE [4].  As one of the most reputable organizations, IEEE
Standard 1159-1995 IEEE Recommended Practice for Monitoring Electric Power
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Quality adopts the Electro Magnetic Compatibility approach to describe power quality
phenomena and its categorization, which is shown in Table 1.1.  In the tabulated
categories, a particular PQ problem known as voltage sag, also referred to as dip, is the
focus of this thesis.
1.1.2 Definition of Voltage Sag
Magnitude and duration are two important terms used to characterize voltage sag.  In
this thesis, the voltage sag magnitude is defined as the remaining net root-mean-square
(rms) voltage in per-unit or percent of the system nominal voltage.  According to Table
1.1, a voltage sag is defined as a short period of voltage dip of magnitude down to
0.1~0.9pu for a duration from 0.5 cycle up to 1 minute.  A typical voltage sag
waveform is shown in Figure 1.1.
Figure 1.1 Typical waveform of sag [5]
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Table 1.1 Categories and typical characteristics of power system electromagnetic
phenomena
Categories Typical spectral 
content
Typical duration Typical voltage 
magnitude
1.0 Transients
  1.1 Impulsive
    1.1.1 Nanosecond 5 ns rise < 50 ns
    1.1.2 Microsecond 1 µs rise 50 ns - 1 ms
    1.1.3 Millisecond 0.1 ms rise > 1 ms
  1.2 Oscillatory
    1.2.1 Low frequency < 5kHz 0.3 - 50 ms 0-4 pu
    1.2.2 Medium frequency 5-500 kHz 20 µs 0-8 pu
    1.2.3 High frequency 0.5-5 MHz 5 µs 0-4 pu
2.0 Short duration variations
  2.1 Instantaneous
    2.1.1 Sag 0.5-30 cycles 0.1-0.9 pu
    2.1.2 Swell 0.5-30 cycles 1.1-1.8 pu
  2.2 Momentary
    2.2.1 Interruption 0.5 cycles-3 s < 0.1 pu
    2.2.2 Sag 30 cycles-3 s 0.1-0.9 pu
    2.2.3 Swell 30 cycles-3 s 1.1-1.4 pu
  2.3 Temporary
    2.3.1 Interruption 3 s-1 min < 0.1 pu
    2.3.2 Sag 3 s-1 min 0.1-0.9 pu
    2.3.3 Swell 3 s-1 min 1.1-1.2 pu
3.0 Long duration variations
  3.1 Interruption, sustained > 1 min 0.0 pu
  3.2 Undervoltages > 1 min 0.8-0.9 pu
  3.3 Overvoltages > 1 min 1.1-1.2 pu
4.0 Voltage imbalance steady state 0.5-2%
5.0 Waveform distortion
  5.1 DC offset steady state 0-0.1%
  5.2 Harmonics 0-100th H steady state 0-20%
  5.3 Interharmonics 0-6 kHz steady state 0-2%
  5.4 Notching steady state
  5.5 Noises broad-band steady state 0-1%
6.0 Voltage fluctuations < 25 Hz intermittent 0.1-7%
7.0 Power frequency variations < 10s
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It is known that most voltage sags are related to short-circuit caused by insulation
failures, line faults due to lightning, or other natural causes.  In addition, sag can also
be caused by a sudden change of load, such as starting a large motor and operating
welder and furnace [6] [7].  The above problem can be analyzed using a voltage









Figure 1.2 Voltage divider model for a voltage sag [6]
As shown in the above figure, when the load current is neglected, the voltage at the
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However, with unbalanced faults, sag analysis should consider the impact of phase-
imbalance and phase jumps [6].  In addition, the re-closing sequence of circuit breaker
also affects the sag duration and frequency.
1.1.3 The Necessity of Mitigating Sag
The voltage sag problem has been shown to occur more frequently than other PQ
related problems such as harmonics and voltage swell [8] [9].  The statistical result of
such a comparison is shown in Figure 1.3.  Modern electronic appliances are very
sensitive to voltage sag.  Usually, the trip event occurs when voltage sag exceeds the
withstanding threshold of the equipment, which may result in a significant loss of time
and revenue due to production outage and equipment damage.  In addition to the above
loss, restoration from a disruption may incur other costs [10].
Figure 1.3 Percentages of PQ events observed by semiconductor companies [9]
It is important to note that voltage sag is different from supply interruption.  The latter
is due to a complete separation of a load from the source, whereas the former is a
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sudden voltage drop when the load remains connected to the supply.  Individually, the
damage caused by an interruption is more serious than the damage caused by a voltage
sag.  Statistically, the accumulated damage due to voltage sag may exceed the damage
caused by interruption because there are far more voltage sag events than interruption
events [5].
1.1.4 Previous Works on Voltage Sag Mitigation












Figure 1.4 Establishment of the sag problem and various ways of mitigation [11]
Various solutions have been proposed to mitigate voltage sag due to its high frequency
of occurrence.  Technically, it is possible to improve the design of equipment so that it
will not trip even under the most severe voltage sag [6].  However, such an approach is
too expensive to implement.  Up to date, methods of mitigating voltage sags have been
widely investigated, and they can be classified into three broad categories.  The
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classification is dependent on the mechanism leading to an equipment trip [6] [11]
(Figure 1.4).
(1) Changes in the power system
Power Quality can be improved from the supplier’s side through:
(i) Reducing the number of faults;
(ii) Reducing the fault-clearing time;
(iii) Providing more redundancy by load transfer, parallel and loop systems
and site generator, etc [12].
However, these measures tend to be very expensive so their costs have to be
weighted against the consequence of equipment trips.
(2) Installing mitigation devices at the system-equipment interface
 Motor-generator set.  It consists of a utility-powered electric motor
driving an AC generator that supplies voltage to the load.  The inertia of
the rotating machines inherently provides some sag compensation with
the addition of a flywheel [13].  The ride-through time of such a set is
several seconds.  However, the capital cost and operation losses are
very high, which make it an expensive solution.
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 Switch controlled reactors and capacitors, e.g., Fault Current Limiters,
Thyristor Controlled Resonant Reactors, Thyristor Controlled Series
Capacitors (TCSCs), Static Var Compensators [14]-[16]
 Transformer-based devices such as ferro-resonant transformers,
transformers with electronic tap changers [6]
 Inverter-based devices that contain a voltage source inverter.  A voltage
source inverter is a power electronic device capable of generating a
sinusoidal voltage at any required frequency, magnitude and phase
angle.  Some examples of this kind of devices are: Uninterruptible
Power Supplies, Dynamic Voltage Restorer, Static Compensator.  They
are known as “Power Conditioning Equipment” [6] [17].  Refer to
Appendix A for a description of the Dynamic Voltage Restorer.
(3) Improving equipment immunity
Improvement of equipment immunity is probably the most effective solution
against voltage sag in the long term [6].  The equipment with high sag-
immunity can withstand severe sags.  Thus the number of equipment trips due
to sag can be reduced accordingly.  However, two important issues must be
considered regarding this approach.  First, this approach is not feasible as the
equipment sensitivity to the voltage sag cannot be easily changed [11]. Second,
it is very expensive to improve the sag immunity for installed equipment.
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Category (2) has undergone rapid development because it effectively solves sag
problems.  For example, it has been found that limiting short circuit current through
Fault Current Limiter may reduce voltage sag amplitude dramatically during the fault
[14].  It has also been found that the use of a Static Compensator can also reduce the
impact from voltage sag [18].  However, the application of the above two approaches
are quite limited because these compensators are not primarily designed and
implemented for sag mitigation.  On top of that, the high power loss is the main





Figure 1.5 Effect of DVR to a sag caused by three-phase fault [19]
The dynamic voltage restorer (DVR) is another sag compensation device which has
been developed for the main purpose of sag compensation.  The effectiveness of this
Chapter 1                                                                                                                                   Introduction
1-10
device has been proved and reported in a number of studies such as [17][19].  With a
DVR, the three-phase sag is successfully compensated as demonstrated in [19].
Technically, the selection of the described sag mitigation solution requires careful
evaluation and comparison.  Practically, the selection of a proper solution should
consider other important aspects, in particular, the financial concern, which is often a
major concern in the selection process.  Compared to the extensive research on the
compensation devices, few reports have been published regarding the placement of
these devices to mitigate the sag problem in power system.  In [20], the location of a
single static var source was proposed, which includes equipment features, network
aspects, as well as voltage sags.  Optimal placement of series voltage regulator and
fault current limiter for sag mitigation was proposed in [21].  However, further
improvement is required because the global optimum is not guaranteed in the proposed
algorithm, which sets a limit to the search space.
Stochastic characteristics of sag events are important in finding an optimal way for sag
mitigation.  The severity of the voltage sag problem is described by the frequency of
their occurrence along with their characteristics such as magnitude and duration. As
the cost of compensation devices is very significant, therefore decisions on their usage
need to be made based on the severity of the problem from the available sag data.  In
consideration of this, a method was proposed in [22] to determine the parameters of a
DVR according to the probability distribution of voltage sags.  [22] considers only one
user and one device.  However, difficulties arise in the evaluation process when the
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number of consumers and the devices increase.  This problem is investigated as part of
this thesis.  It is found that each consumer has unique sag-tolerance and cost per
disruption.  Also, the sag data varies from each other at various consumer nodes.  So a
large amount of computing resources may be required when a group of dispersed
consumers are taken into consideration.
1.2 OBJECTIVE OF THIS THESIS
The objective of the present thesis is to develop algorithms for optimal placement of
compensation devices for sag mitigation. In order to achieve this objective, mitigation
of sag using Thyristor Voltage Regulator (TVR) will be investigated.  The TVR is a
series compensation device that was recently proposed in [23].  It is reported that over
90 sets of TVR have been put into commercial use in Japan.  To start with, the TVR
will be modeled using MATLAB Simulink.  A universal algorithm that determines the
optimal placement of these TVRs and DVRs will also be developed.  As surveys and
analysis mentioned in the above section,  current available algorithms are insufficient
in finding an optimal placement of TVRs and DVRs.
This new approach of optimal placement is based on Genetic Algorithm (GA), which
is a powerful tool.  With such a multi-variable optimization tool, various types of sag
data adopting the features of consumers can be investigated to find the optimal
locations and parameters of TVRs and DVRs.  As a result, the most cost-effective
mitigation scheme can be established.  In order to search for the optimal placement, a
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model of evaluating a sag mitigation needs to be developed, which consists of more
than one type of sag compensation devices.  The impact of these compensation devices
upon the whole system, which has not been considered sufficiently in previous studies
[18] [19], is also in need of careful study.  To summarize, the aims of this study are:
(1) To describe and demonstrate the voltage regulation ability of TVRs through
modeling study using SimPowerSystems of MATLAB.
(2) To give an algorithm for the optimum placement scheme of TVRs in
distribution systems under the heavy load conditions using GA optimization.
(3) To propose the algorithm for optimal mix and placement of DVRs and TVRs
according to the stochastic assessment model using a more extensive version of
GA search.  The validity of the proposed method by case studies is shown
using various sets of sag data and consumer data.
1.3 ORGANIZATION OF THIS THESIS
This thesis is organized in seven chapters.  A brief introduction on power quality
phenomena in general and voltage sag in particular, including its definition,
characteristics and mitigations, is given in the first chapter.
Chapter 2 gives a brief overview of the distributed mitigation that adopts the technique
of optimal placement of series compensation devices.  The core steps of this algorithm
are given.
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The circuit, control and application of the TVR are described in Chapter 3.  Both
single-phase and three-phase models have been established.  The regulation ability of
TVR is analyzed through the simulation results obtained.  The hysteresis loop control
method is proposed to stabilize the operation.
Chapter 4 gives a scheme for improving power quality in the event of sudden load
changes in the supply system by optimal placement of TVRs.  The objective function
is formulated accordingly and the optimal scheme is achieved using GA.
Chapter 5 proposes a mitigation solution by mixed and distributed location of DVRs
and TVRs to obtain the overall minimum total PQ cost that fits the stochastic
characteristics of sags and multi-consumers.  The cost function is formulated
accordingly.
Case studies using typical rural and urban sag data and consumer susceptibilities are
presented in Chapter 6.  Optimum sag mitigations are achieved for each case, which
show great improvement compared to no-mitigation and traditional mitigation
schemes.
In Chapter 7, a summary of the contributions of this thesis and suggestions for future
work are presented.
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CHAPTER 2 MITIGATION OF SAGS BY OPTIMAL
PLACEMENT OF COMPENSATION DEVICES
The methodology of optimal placement of compensation devices for sag mitigation is
presented in this chapter.  Normally, three processes are needed to find the optimum
mitigation scheme: selecting the types of compensation devices, evaluating possible
candidate solutions and optimization.  Before the discussion on optimization of sag
mitigation, it is necessary to clarify the concept of distributed placement of
compensation devices.
2.1 DISTRIBUTED MITIGATION VS CENTRAL MITIGATION
Generally, the positioning of compensation devices, such as Dynamic Voltage
Restorers, can be classified as either “central mitigation” or “distributed mitigation”
(Figure 2.1).  In the former method, a compensation device is installed at the supply
end of a feeder line near the point-of-common (pcc), which supports all consumers
supplied from the feeder.  In the latter method, compensation devices of smaller sizes
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are installed at individual consumer terminals.  In practice, the selection must be
carefully considered.
Reference [24] has shown that it is not reasonable and economical to protect a wide
spread of consumers with a single compensation device in the central mitigation
configuration.  Therefore in consideration of the system configuration in this research,
distributed mitigation is preferred here, which leads to an optimization problem
including placement locations, types of compensation devices and their parameters.
For comparison, computation results of both the central and distributed mitigation are














Figure 2.1 Central mitigation and distributed mitigation
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2.2 SELECTING SAG COMPENSATION DEVICES
Sag mitigation devices should be selected to best fit the supply system configuration,
consumer susceptibility and characteristics of voltage sag.  In this research, the two
series compensation device DVR and TVR are chosen as the candidates to be
optimally placed in the supply system, due to their complementary features described
as follows.
The DVR is a very effective series compensation device for mitigating voltage sags.  It
uses energy from a storage device e.g. a capacitor, to produce compensating voltages
and injects it into the supply line via a DC/AC inverter.  It has been reported that a
DVR can generate a voltage injection as high as 0.53pu [17].  However, the DVR has a
relatively high price.
The Thyristor Voltage Regulator (TVR) is a relatively new compensation device for
voltage sags.  It is powered from the supply line and produces an output voltage by
firing a set of thyristor switches.  Therefore no energy storage unit is needed.  The
range of voltage injection provided by a TVR is narrower when compared to that of a
DVR.  However, it is cheaper.  As most voltages after sags have relatively high
magnitudes (0.5~0.9pu), the potential of TVRs as a low-cost alternative should be
considered for providing coarse compensation for non-sensitive loads.  A detailed
description of this device is presented in the next chapter.
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In this thesis, the algorithm aims at the optimal placement of DVRs and TVRs across
the supply system in the distributed mitigation configuration.  Sensitive customers
often have high cost/disruption characteristics, which easily justify more expensive
DVRs.  The algorithm tends to give priority to smaller and less expensive TVRs for
supporting non-sensitive loads.











Figure 2.2 Problem-solving flow chart for sags [11]
Apparently, the optimum solution is required for voltage sag problems.  Therefore, all
possible solutions should be evaluated properly for the decision-making.  In [10], this
evaluation process is also known as “compatibility analysis”.  All the sag data from
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utility and the tolerance data from consumers should be analyzed to evaluate a
candidate solution in order to find the most cost-effective mitigation scheme.  This
evaluation process normally need three steps as listed in the following sub-sections and
the typical problem-solving flow chart is shown in Figure 2.2.
2.3.1 Step 1: Obtain System Sag Data
The consumers connected to a pcc may experience many times of sags per year and
each of these sag events has a different magnitude and duration that constitutes the
stochastic characteristics of sag events.  Generally, two ways are used to obtain the
stochastic characteristics of sag events:
(1) Monitoring over a long period [25]-[27];
(2) Predictive calculation according to the system’s connection, fault rate and fault
clearing time [28] [29].
The results of the above monitoring or calculations are described by three elements:
frequency (how often sags occur), distribution of magnitude and duration.  The most
straightforward way of presenting the stochastic characteristics of sag events is through
a scatter diagram by plotting each sag characterized by its magnitude and duration.
Figure 2.3 shows such an example.
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Figure 2.3 Scatter diagram of sags obtained by one year of monitoring at an
industrial site [6]
2.3.2 Step 2: Obtain Equipment Tolerance Performance
The best source of information for equipment tolerance is the equipment manufacturer.
Additionally, data can also be obtained through the execution of sag-tolerance tests.
The sag-tolerance of various kinds of industrial and commercial equipment is listed in
[10].  An example for an Adjustable Speed Drive (ASD) has been shown in Figure 2.4.
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Figure 2.4 Example of the range of ASD sag tolerances [10]
2.3.3 Step 3: Evaluation and Optimization
As mentioned above, a sag mitigation scheme consists of a placement of compensation
devices.  Normally, such a mitigation scheme is evaluated according to an economical
criterion.  All applicable costs should be identified so that the analysis is able to
provide meaningful results.
The cost of a sag mitigation scheme is commonly divided into two parts: (1) the
investment of the compensation devices; (2) the consumer losses associated with
voltage sag problems after the compensation devices are installed.  After both costs are
confirmed, a candidate solution can be evaluated by a particular financial analysis
method, such as payback [10], benefit-to-cost and equivalent first cost [30].  Finally,
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the optimum solution is selected according to the evaluation results using optimization
techniques as described in the next section.
2.4 OPTIMIZATION BY HEURISTIC ALGORITHMS
In the distributed mitigation of sag, the optimization algorithm represents each
placement of DVR or TVR by its locations, type and parameters.  Normally, these
three variables are quantified in a combinatorial way.  Therefore, the objective
function in the algorithm is nonlinear, non-continuous and non-differentiable due to its
combinatorial variables.  In fact, combinatorial problems belong to non-deterministic
polynomial class (NP-class) problems and its computation task increases exponentially
with the problem size [31].  There are no known methods to solve NP-class problems
exactly in a reasonable time [32].
At the same time, the algorithm is necessarily multi-objective as the objective
function’s two components, the device cost and the sag-caused-cost, are often in
conflict with each other.  Recently, several modern heuristic algorithms (MHAs) [33]
[34] have been applied effectively for solving such multi-objective combinatorial
optimization problem in power systems.  These heuristic algorithms search for a
solution within a subspace of the total search space so they are able to give a good
solution to a certain problem in a reasonable computation time [35].  The most
important advantage of heuristic algorithms lies in the fact that they are not limited by
restrictive assumptions about the search space, such as continuity, existence of
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derivative of objective function.  The three most popular heuristic algorithms are
Genetic Algorithm (GA), Simulated Annealing (SA) and Tabu Search (TS).  The
applicability of these methods is problem-dependent.  For example, the TS algorithm
was used for optimal multi-objective planning problems in [21][36][37].  SA and GA
were explored for similar problems in [38] and [35][39][40] respectively.
The advantages of SA are its general applicability, its ability to statistically guarantee
finding an optimal solution and its simplicity of implementation.  The major drawback
is that repeatedly annealing with a schedule is very slow.  Further, there are an
important number of parameters that are difficult to determine, such as the cooling
schedule [35].  In this respect, SA is normally used as an approximation algorithm
[41].
The distinguishing feature of TS is its exploitation of adaptive forms of memory,
which equips it to penetrate complexities that often confound alternative approaches.
However, TS must be tailored to the details of the problem.  Unfortunately, there is
little theoretical knowledge that guides this tailoring process [41].  It is also known that
TS is a deterministic method, and is reported that no random process might restrict the
search in the set of solutions [35].
GA is chosen in this thesis.  Its advantages are global search from one population to
another, high speed and easy implementation.  A brief description of the theory and
principle about GA is provided in Appendix B.  One drawback of GA is the possibility
Chapter 2                                           Mitigation of Sags by Optimal Placement of Compensation Devices
2-10
of premature.  Repeated executions of the program from different initial conditions are
normally adopted to solve the problem of premature [35].  The details of objective-
function formulation and coding systems are presented accordingly in the related
chapters.
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CHAPTER 3 MODELING OF THYRISTOR VOLTAGE
REGULATOR
3.1 INTRODUCTION
It is reported that the tap-changing transformer has the ability of compensating sudden
voltage changes, e.g., sag and swell, provided that its taps are switched by fast static
switches such as thyristors [6] [13].  It is also reported that its regulation range can be
enlarged by adding more taps and switches [42].  However, the taps are normally
attached with the distribution transformers.  Therefor the operation of these regulation
functions depends on the distribution transformer, which makes it an inconvenient
solution.
In this chapter, the voltage regulation ability of the relative new TVR is demonstrated
by modeling study and simulations, which shows merits compared to the tap-changing
transformer.  Figure 3.1 shows one phase of the TVR’s configuration.  Details of its
circuit, control and performance are studied in the following sections.
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3.2 PRINCIPLE DESCRIPTION
In the 3-tap TVR shown in Figure 3.1, TS1~TS6 are all anti-parallel controlled
thyristor switches.  One pair of the thryristors acts as a controlled switch and each of
them works for half of a cycle when the switch is triggered to “ON” state by a firing
signal.  The thyristor switch has a faster switching speed compared to mechanical
switches that are used as tap-changers of transformers.
Figure 3.1 TVR circuit (one-phase only)
As seen from Figure 3.1, the output voltage is,
dso VVV += (3.1)
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where the regulation voltage dV  is determined by combinations of various “on” and
“off” switching modes.  By combination of various “on” and “off” switch modes as
shown in Table 3.1, we obtain:
VVVVd ∆±∆±∆±= 3,2, (3.2)
Table 3.1 Switching status vs regulation voltage (3-tap TVR, Blank means OFF)
                          Switching Status  
Regulation Voltage
TS1 TS2 TS3 TS4 TS5 TS6
3∆V (for sag) ON ON
2∆V (for sag) ON ON
1∆V (for sag) ON ON
0 (no regulation)
-1∆V (for swell) ON ON
-2∆V (for swell) ON ON
-3∆V (for swell) ON ON
Generally, with n  taps, the device provides a regulation range stage by stage as given
by:
VV nd ∆−±= )12(max, (3.3)
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where n  is the total number of taps and the voltage of all the taps increases in a binary
mode and connected in series:
VVV n ∆×∆×∆× −110 2,,2,2  (3.4)
3.3 MERITS OF TVR
TVRs can be used for mitigation of voltage sags mainly due to the following merits:
(1) It can be installed at any node in power system independently without a
distribution transformer.  TVR gets the regulating voltage by its own regulation
transformer.  Therefore it is more convenient than the conventional tap-changer
or step voltage regulator of transformer.
(2) By using a topological switch connection, lesser taps are needed.
(3) It is cheaper compared to VSI-based devices such as the DVR.
(4) The replacement of mechanical taps with thyristor switches produces high
activation speed, longer life, smaller size and requires less maintenance.  The
fast switching speed of thyristors makes the TVR suitable for the compensation
of short-duration voltage variations, such as voltage sag.  By strategic
placement of TVR in power system, voltages can be generally improved.
Chapter 3                                                                                     Modeling of Thyristor Voltage Regulator
3-5
3.4 SIMULATION OF REGULATING CHARACTERISTIC
3.4.1 Description of Simulation Model
Figure 3.2 Simulation block diagram of TVR (one-phase)
Figure 3.2 shows the block diagram of the simulation model for one phase of the 3-Tap
TVR (see Appendix C for its modeling).  With the system voltage at 10kV,
3/150VV =∆  is chosen for each phase of the TVR, which corresponds to a total
regulation range of ±4.5% (=±150V/10kV×3steps).  A bypass thyristor switch is added
across the series transformer, which conducts during normal operation.  Another
design requirement is to use series transformer with small impedance.
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3.4.2 Signal Detection
The input voltage is measured using transducers.  It is sampled and converted to digital
signal.  The magnitude of input voltage sV  is needed for the control of the TVR.
Normally, the magnitude of a voltage signal is expressed by its rms value.  
As it is known that in ac waveforms has half-wave symmetry, one could just use one
half of the waveform to determine rms value.  The responding speed is increased in
this half-cycle way.
However, the dc component in waveform, which will exist on line during fault, will
distort the rms computation.





























            (3.5)
Equation (3.5) shows that the calculated sV  is a periodic function of ot , which is the
start moment of the continuously running half-cycle window.  Therefore, the output of
TVR will be oscillatory.
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Figure 3.1 has shown that the compensation voltage of TVR is taken from the load side
therefor TVR can not compensate a DC offset.  So the DC component is removed by
high-pass filter.
Alternatively the voltage magnitude can also be quantified using the fundamental
component through a Fast-Fourier Transform (FFT).  For periodic signal, Fourier
Series give peak of fundamental component.  It is shown above that the rms method
can be applied to a half-cycle window, reducing the detection time.  However,
obtaining the fundamental voltage from a half-cycle window is more complicated.
Another disadvantage of fundamental component is that the presence of a DC voltage
component will also lead to an error [6].  Therefore, the rms method is chosen in this
project.
3.4.3 Control Circuit
After comparing sV  with the reference signal, a triggering control pulse is generated
and goes through a logic circuit to fire the associated switches.  The control pulse
generating method and logic circuit are shown in Figure 3.3 and Figure 3.4
respectively (the reference voltage is 3/10kV ).
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Figure 3.3 Control pulse generation of TVR
Figure 3.4 Control logic circuit of TVR
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3.4.4 Two Simulation Cases (One Phase Only)
In order to demonstrate the regulating capability of TVR, the following two cases are
simulated and the corresponding results are shown in Figure 3.5 and Figure 3.6
respectively.
Case (1): The input voltage is increased from 3/95.0 kVVS =  to
3/5.10 kVVS =  linearly from t=0 to t=0.5s.
Case (2): The input voltage is decreased from 3/5.10 kVVS =  to
3/95.0 kVVS =  linearly from t=0 to t=0.5s.
The figures show that the output voltage is limited within 3/)15.010( kV±  when the
input voltage varies between 3/95.0 kV  and 3/5.10 kV .
(a) Supply Voltage (Only shown between 6-10kV for visibility)




Figure 3.5 Regulating characteristic of TVR in Case (1)
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(a) Supply Voltage (Only shown between 6-10kV for visibility)
(b) Injected Voltage
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(c) Regulating Effect
Figure 3.6 Regulating characteristic of TVR in Case (2)
3.5 SIMULATION OF SAG MITIGATION IN DISTRIBUTION SYSTEM
3.5.1 Modeling Description
During normal operating conditions, the voltage variations are not very large and the
speed requirement of TVR is not high.  So the TVR can be used as a tap-changer
transformer.  When a fault or large-motor starting occurs, the voltage magnitude will
change greatly and suddenly, so it should be compensated as fast as possible.
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Figure 3.7 TVR in distribution system to protect a sensitive load
In this section, simulation of TVR is carried out in a 10kV distribution system to
demonstrate the fast power-quality improvement ability under transmission line fault
conditions.  Figure 3.7 shows the simulation model, where three single-phase TVRs
(same as in section 3.4) are connected in delta to protect a sensitive load.  Refer to
Appendix C for the modeling in MATLAB SimPowerSystems.  In this connection,
both the voltage magnitude and phase angle can be controlled.  Since the voltages are
unbalanced during asymmetrical faults such as single-line-to-ground (SLG) fault, this
function of phase control is useful.  For symmetrical faults, the voltage reductions of
all the three phases are same in magnitude and phase so the symmetry is not broken.
Chapter 3                                                                                     Modeling of Thyristor Voltage Regulator
3-14
3.5.2 Simulation of Single-line-to-ground Fault
The single-line-to-ground fault is the most common short-circuit fault in power
systems.  In this project, a simulated SLG fault on phase A of the transmission line is
initiated at t=0.05s and cleared at t=0.25s.  This fault causes a sag event that is detected
at the input side of the TVR.  The voltage regulation ability of TVR is shown in Figure
3.8 and Figure 3.9, where the line voltages during the fault period are maintained
between 10±0.15kV (rms) while the input voltage is as low as below 9.5kV (rms).
Time delays are observed both at the beginning and at the end due to the control delay.
All voltages are shown in rms values, which need another cycle of the fundamental-
frequency to stabilize and compute.
(a) Line-to-line voltage at the input side of TVR
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(b) Regulating voltage across the series transformer
(c) Line-to-line at the output side of TVR
Figure 3.8 Voltage regulation ability of TVR in a SLG fault (Delta connection)
In (a) and (c), only shown between 1.3-1.45×104V for visibility
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(a) Line-to-line voltage at the transmission line
(b) Line-to-line voltage at input side of TVR
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(c) Line-to-line voltage at the output side of TVR
Figure 3.9 Voltage regulation ability of TVR in a SLG fault shown in rms value
(Delta connection)
3.5.3 Comparison Delta Connection to Star Connection
The problem of imbalance occurred in the simulation, because the phase-sequence of
voltages on the 10kV line is different from that on the 110kV line due to the Y/d11
connected transformer as shown in Figure 3.10 [43] [44].  This configuration of
transformer is widely used in power systems because the third harmonics are
suppressed effectively.  The SLG of phase A on the transmission line causes the phase
voltage AV  reduce to 'AV , which results in a distinct drop in the line voltage caV  on the
10kV side while the other two line voltages abV  and bcV  remain relatively unchanged
(see Figure 3.10).  This phenomenon is also seen in the simulation results as in Figure
3.8 (a) and Figure 3.9 (b).
























Figure 3.10 Phasor diagram of sag at the two sides of the Y/d11 transformer
The imbalance problem is improved by connecting the three-phase TVR in delta. The














In this simulation circumstance, the regulation voltage of phase B is zero (see Figure
3.8(b)), then:
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Figure 3.11 Comparison of delta connected TVR and star connected TVR










          (3.10)
By using delta connected TVR, not only the voltage magnitude is compensated, but
also the phase angle is corrected.  It is seen from Figure 3.11 that the line voltages
regulated by delta connected TVR are closer to symmetry than that regulated by star
connected TVR.  The superiority of delta connection is also demonstrated by
comparing the simulations of Figure 3.12 to Figure 3.8 and Figure 3.9.  The numerical
results are shown in Table 3.2.
(a) Regulating voltage across the series transformer
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(b) Line-to-line voltage at the output side of TVR (waveform, only shown between
1.3-1.45×104V)
(c) Line-to-line voltage at the output side of TVR (rms)
Figure 3.12 Voltage regulation by star connected TVR
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Table 3.2 TVR output line voltage under star and delta connection
                         Line voltage
Connection Type
Vab (kV) Vbc (kV) Vca (kV)
Star connected TVR 9.98 10.02 9.78
Delta connected TVR 9.92 10.11 9.89
3.5.4 Switching Dynamic Process and Response Time
There is a switching process of the thyristors in the TVR since it starts to working until
it reach its stable status, because the input signals are detected continuously and
varying.  See the waveform of phase A shown in Figure 3.13, the regulation voltage
dV  changes from VV 173=∆  (peak) to V∆2 , and reaches V∆3  at end.  During this
period, the detected input signal drops from normal value to 9.48kV (see Figure 3.9(b),
line-to-line, rms).
(a) Waveform analysis
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(b) Pulse generation
Figure 3.13 Switching process and response time of half cycle rms detection
Figure 3.14 Response time of one cycle rms detection
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The response time of TVR is about 4ms, i.e. 1/5 cycle according to the half cycle rms
detection method as shown in Figure 3.13.  It is faster than the one cycle rms detection
method that has the response time of 6ms (Figure 3.14).
3.6 HYSTERESIS LOOP CONTROL TO IMPROVE STABILITY
While the TVR acts as a power-quality improvement device, its output may be
oscillatory due to the presence of system noises and non-linearities. For example,
furnaces cause flickers.  The power electronics loads cause non-linear variations.
Normally, Gaussian noises exist due to random in the system.  Section 3.4.2 shows
error that is caused by dc component of the signal.  Another limitation is that the TVR
output is discrete.  To avoid large variations in the controlled voltage, a hysteresis
control scheme is adopted to provide finer control and to reduce the effects of the
above problems.  The original method of pulse generation in Figure 3.3 is replaced






=∆ .   The difference between Figure 3.15 and Figure 3.3 is that hysteresis
loops are used at each edge of the pulses in Figure 3.15.  The hysteresis loops prevent
the output oscillations when noises occur near the edges of pulses.  Block diagram is
shown in Figure 3.16.  Parameters of the loops are shown in Table 3.3.
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Figure 3.15 Hysteresis loop control of TVR
Table 3.3 Parameters of hysteresis loop
Loop Switch on point (V) Switch off point (V) Output when on Output when off
Hys 1 5557 5514 0 1
Hys 2 5557 5514 0 -1
Hys 3 5644 5600 0 1
Hys 4 5644 5600 0 -1
Hys 5 5730 5687 0 1
Hys 6 5860 5817 1 0
Hys 7 5947 5904 -1 0
Hys 8 5947 5904 1 0
Hys 9 6033 5990 -1 0
Hys 10 6033 5990 1 0
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Figure 3.16 Block diagram of hysteresis loop control
The performances of the hysteresis loop and the original method are compared through
simulation results of applying two kinds of noise signals to the TVR.
(1) Flicker noise: A voltage reduction to kV3/55.9  initiated at t=0.1s followed
by flick noise of 15Hz injected at t=0.2s.  See Figure 3.17, 3.18 and 3.19.
As shown in Fig 3.18(a), Pulse 1 is sent out when input voltage is less than
kV3/55.9 .  Otherwise, Pulse 2 is sent out.  So the output will be oscillatory
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in this case.  While in Fig 3.18(b), only Pulse 1 is generated due to the
hysteresis loop, therefore the output oscillation is avoided.  Simulation result
in Figure 3.19 has shown this.
(a) Result of non-hysteresis control
(b) Result of hysteresis control
Figure 3.17 Comparison of hysteresis and non-hysteresis control under flicker noise




Figure 3.18 Pulse generation under different control methods




Figure 3.19 Pulse under different control methods
(2) Gaussian noise: A voltage reduction to kV3/55.9  initiated at t=0.1s
followed by Gaussian noise whose magnitude has a mean of zero and
variance of 341 injected at t=0.2s.  It is normally difficult to remove Gaussian
noise in practical applications.  See Figure 3.20.




Figure 3.20 Comparison of hysteresis and non-hysteresis control under Gaussian
noise
In both cases, the noises occur around one of TVR’s action values.  So the noises cause
an uncontrolled buildup of oscillations at the TVR output in the original method of
control.  In contrast, a far better performance is seen with the hysteresis loop.
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3.7 CONCLUSIONS
Simulation results have shown that the presented TVR configurations and control
method are very effective for power quality improvement, especially in the event of
voltage sags.  For voltage sags caused by the single-line-to-ground fault, the delta
connected three-phase TVR is preferred.  It is also demonstrated by simulation results
that the hysteresis loop control is capable of overcoming the disturbances effectively.
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CHAPTER 4 PQ IMPROVEMENT BY OPTIMAL
PLACEMENT OF TVR
4.1 INTRODUCTION
An algorithm for the optimal placement of TVRs to mitigate voltage sags that are
caused by sudden changes of load in distribution systems is presented in this chapter.
Generally, voltage drops caused by such events are not as serious as those caused by
short circuits faults.  At the same time, they are predictable.  The objective of solving
such problems is to minimize the cost of TVRs as well as to keep all the voltages
within permitted limits.  Accordingly, a 34-node study system is built and the
algorithm is programmed with MATLAB language, where the application of GA
optimization is explored.
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4.2 DESCRIPTION OF STUDY SYSTEM AND VOLTAGE SAG PROBLEM
4.2.1 System Configuration and Technical Data
110/10kV
10kV Bus
1 2 3 4 5
6 7
8 9 10 11 12
29








Figure 4.1 Connection of study system
Figure 4.1 shows the configuration of a typical radial study system that has 34 nodes
and supplied by an 110kV power system.  Radial systems are common in medium-
voltage and low-voltage distribution networks.  The data for the feeder lines and the
consumers are given in Table 4.1 and Table 4.2 respectively.  Some of the parameters
can be found in [45].
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Table 4.1 Data of the feeder lines
r(ohm/km) x(ohm/km)
1 2 0.195 0.08 0.6
2 3 0.195 0.08 0.55
3 4 0.299 0.083 0.55
4 5 0.299 0.083 0.5
5 6 0.299 0.083 0.5
6 7 0.524 0.09 0.5
7 8 0.524 0.09 0.4
8 9 0.524 0.09 0.6
9 10 0.524 0.09 0.4
10 11 0.524 0.09 0.55
11 12 0.524 0.09 0.4
12 13 0.524 0.09 0.4
13 14 0.524 0.09 0.6
3 15 0.524 0.09 0.4
15 16 0.524 0.09 0.4
16 17 0.299 0.083 0.4
17 18 0.299 0.083 0.6
18 19 0.378 0.086 0.55
19 20 0.378 0.086 0.55
20 21 0.378 0.086 0.5
21 22 0.524 0.09 0.5
22 23 0.524 0.09 0.5
23 24 0.524 0.09 0.5
24 25 0.524 0.09 0.6
6 26 0.524 0.09 0.4
26 27 0.524 0.09 0.55
27 28 0.524 0.09 0.4
7 29 0.524 0.09 0.4
29 30 0.524 0.09 0.4
30 31 0.524 0.09 0.6
31 32 0.524 0.09 0.6
32 33 0.524 0.09 0.4
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4.2.2 Computation of Study System
The following assumptions are adopted henceforth to simplify the calculations:
(1) All calculations are carried out in per unit.
(2) The capacitance of the feeder line is omitted.
(3) Each load is represented by its equivalent complex impedance in the form of
jxrz +=  [44].
So the study system in Figure 4.1 is described by a nodal matrix equation as:
IYV = (4.1)
where,
Y  = the bus admittance matrix, including the equivalent load admittance. (see
Table D.1 of Appendix D)
V  = the vector of injected node voltage
I   = the vector of current injections
The node voltages are computed by solving (4.1) [46], which is computed easily with
MATLAB:
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ZIIYV 1 == − (4.2)
where Z  is the bus impedance matrix.
The voltage magnitude profile of this system is calculated accordingly and shown in
Table 4.3 and Figure 4.2.  The loading condition for the upper curve in Figure 4.2 is
normal operation and the load factors of all consumers are 0.6.  It is shown that all
voltage magnitudes are above 0.95pu, which is the safe working limit for most
equipment.
Table 4.3 Voltage magnitudes of the study system
1 2 3 4 5 6 7 8 9 10 11 12
Normal 0.99 0.98 0.98 0.98 0.97 0.97 0.97 0.96 0.96 0.96 0.96 0.96
Sag 0.98 0.96 0.95 0.93 0.92 0.91 0.90 0.89 0.88 0.88 0.87 0.87
13 14 15 16 17 18 19 20 21 22 23 24
Normal 0.96 0.96 0.98 0.97 0.97 0.97 0.97 0.97 0.96 0.96 0.96 0.96
Sag 0.86 0.86 0.94 0.92 0.92 0.91 0.90 0.89 0.89 0.88 0.87 0.87
25 26 27 28 29 30 31 32 33 34
Normal 0.96 0.97 0.97 0.97 0.96 0.96 0.96 0.96 0.96 0.96
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Figure 4.2 Voltage magnitudes of the study system
The lower curve demonstrates the most serious situation where all consumers are at
full load and there are two heavy loads operating at nodes 13 and 25 (Table 4.4). Here
the selection of locations for heavy loads is arbitrary while in a practical system, this
information is always available or predictable.
As mentioned before, motor starting or operation of furnaces can cause the problem of
voltage sag.  In this computation, they are represented by operation of heavy loads, as
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both motor starting and operation of furnaces draw large currents.  Therefore, the
heavy loads at node 13 and 25 simulate either motor starting or furnace operation.
It can be seen from Figure 4.2 that most of the node voltages are below 0.95pu and the
lowest is near 0.85pu.  Therefore, it is necessary to improve the voltage magnitudes to
guarantee the safe operation of the consumers’ equipment.




Node no. Heavy Load
4.3 REGULATING VOLTAGE BY TVR
The TVR’s ability of regulating voltage has been demonstrated by simulations in
Chapter 3.  In order to find the optimum TVR placement for PQ improvement, it is
necessary to derive the equivalent model of the TVR for the convenience of power-
flow computation, which includes the effect of TVRs in the system.  The results of
power-flow computation are useful during the evaluation process.
4.3.1 Equivalent Model of TVR
Rewriting Equation (3.1):















































Figure 4.3 Equivalent model of TVR
From Figure 4.3,
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I 11 =−= (4.8)
So it can be concluded from Equations (4.5) and (4.8) that a TVR is equivalent to an








Under various situations, the output voltage Vo and input voltage Vs have relationship
as shown in Table 4.5 (when the parameters in chapter 3 are adopted).
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As indicated in section 2.2, TVR does not have energy storage.  Therefore, there is no
limit of operation time for the TVR. Due to the same reason, the load voltage has no
change as time progresses.  These features are different from a DVR.  Also because of
no energy storage, the compensation power, as well as the compensation voltage, is
taken from the source.  So the power is balanced.  Once the TVR is in operation, it
works as an ideal transformer, as demonstrated in section 4.3.1.  As equation 4.5







.  Therefor any drop in the source voltage sV  will also cause a drop







, as TVR is modeled as an ideal transformer.
This transformer-characteristic and the no-energy-storage mean that TVR can not
compensate a very deep voltage sag to return its normal value, when a relative small
value of k (≤4.5%) is chosen here.  It is known that DVR can generate a wider range of
compensation voltage, due to its DC-AC inverter and energy storage.  However TVR
does not work based on DC-AC inverter and energy storage.  In consideration of these,
the TVR is used for providing coarse compensation.
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4.3.2 Installation and Effect of TVR
The installation of a TVR at the feeder benefits all downstream consumers (Figure 4.4
(a)).  Furthermore, the voltages near the end of the feeder would possibly be improved
by more than one TVR.  This also compensates the voltage drop due to line loss.
According to the equivalent Π circuit of transformer [44], the installation of a TVR is
modeled by changing the impedance of the line section where the TVR is installed and
adding two impedance branches at both connecting nodes as shown in Figure 4.4 (b).
Then the voltages of overall system after the installation of TVRs are calculated by
modifying the admittance matrix Y  accordingly and solving Equation (4.2).  From
Figure 4.4, the new line impedance is:
ijlinetij znz ,= (4.9)






















=           (4.10)























































Figure 4.4 Installation of TVR and the effect to the system
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4.4 FORMULATION OF OBJECTIVE FUNCTION
The optimal placement of TVRs in the power system can be defined as an optimization
problem, which is to minimize the cost:
)Cost(Min           (4.12)
This cost minimization problem is subject to the following constraints:
maxmin )( ViVV << , ni ,...2,1=           (4.13)
where
Cost = total cost of TVRs installed in the system
n       = total number of nodes in the system
)(iV   = voltage of node i
minV  = permitted minimum voltage
maxV  = permitted maximum voltage
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For simplicity it is assumed that the cost of installation of each TVR is proportional to
its power rating.  As reference [30] Chapter 8 ‘Power Quality Economics’ shows that
the cost of thyristor-based equipment is proportional to its kVA rating.
As mentioned before in Chapter 2, the heuristic-guided GA is employed for this
optimization problem.  This helps to eliminate the non-feasible solutions quickly and
makes the optimization process faster.
For the purpose of GA, an objective function must be appropriately defined.  This is
achieved by combining the objective and constraints together.  The above
minimization problem with constraints now is transformed into the following
unconstrained maximization problem:
)F(Max           (4.14)
where
21 FFF ×=           (4.15)
The sub-objective functions 1F  and 2F  are the cost (objective) and constraints
respectively.  Collectively they favor the installation of minimum TVR capacity rating
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1           (4.16)
where
bC    = base power rating, selected according to the estimate of total capacity,
for normalization.
iS    = capacity of TVR installed at node i .  ( 0=iS  if no TVR is installed at
node i )
and
maxmin ffF ×=2           (4.17)
where minf  and maxf  are functions of min)(iV  and max)(iV , which are the minimum and
maximum values of all the node voltages.  minf  and maxf  are calculated in a similar
manner using a fuzzy membership function mfV  [35] as in Figure 4.5.
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Figure 4.5 Function for minf  and maxf
( )( )maxmax iVVf mf=           (4.18)
( )( )minmin iVVf mf=           (4.19)
                  1, if ( ) maxmin ViVV ≤≤
=mfV
                  
( )( )( )05.01 −− iV
e
λ
, otherwise           (4.20)
where 95.0min =V , 05.1max =V  and 20−=λ .
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In this way using just minf  and maxf  we can effectively reduce the computation time
compared to [35], where the membership functions of all node voltages are calculated
to form 2F , which leads to a longer computation time.  It is obvious that by using only
minf  and maxf  all node voltages will satisfy the voltage requirements (i.e. remaining
within the permitted range) if only minmin)( ViV >  and maxmax)( ViV <  are satisfied.
Therefore only min)(iV  and max)(iV  are used for calculating 2F .
4.5 SEARCHING OPTIMAL SOLUTION
The aim of the optimization problem is to find a TVR placement scheme that
maximizes F  in the total search space.  Under GA, one improvement scheme is
treated as an individual consisting of a string of binary numbers in a generation
(population).  All possible placement schemes comprise the whole search space.
Specifying the TVR location and other parameters is the key issue to be addressed.  To
represent the locations of TVRs in the study system by a GA string, it is assumed that
the binary state “1” represents installation at a particular node and “0” implies no
installation at that node.  Figure 4.6 shows a typical GA string, which indicates that
TVRs are installed at node 2, 8, 15, 19, 24 and 30.
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0   1   0   0   0   0   0   1   0   0   0   0   0   0   1   0   0
 0   1   0   0   0   0   1   0   0   0   0   0   1   0   0   0   0
node 1      2     3     4      5      6      7      8      9     10    11   12    13    14    15    16    17
18    19    20    21    22    23    24   25    26    27    28    29    30    31    32   33   34node
Figure 4.6 A typical GA string
There are two parameters of a TVR that need consideration.  The first is the regulation
range, which is represented by the maximum number of taps.  The second is the
device’s capacity rating that is directly related to the cost of TVR installation.  In the
present worst-case study, only the 3-tap TVR as discussed in Chapter 3 is considered
for the purpose of simplicity and to reduce the length of the GA strings.  So all the
TVRs have the same maximum regulation ranges.  A more complete exploration is
later carried out and presented in the following Chapters.  And because all the devices
work in the same voltage level, only the current ratings require calculation to get the
power ratings.
The steps taken for GA are listed as follows and in Figure 4.7:
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Step (1) Compute the original network status under the most serious situation, as
shown in Section 4.2.2.
Step (2) Generate a random initial population
While stop criteria is not reached, do:
Step (3) Modify admittance matrix Y according to each individual of the current
population and compute the corresponding node voltage.  After each
computation, recover the admittance matrix to the original
Step (4) Calculate the fitness F  of each individual and decide the numbers of their
offspring according to F .  Use these offspring to create the intermediate
population.  At the same time, record the best solution up to now
Step (5) Apply two operators of cross-over and mutation to the individuals of
intermediate population with corresponding probabilities to create new
individuals
Step (6) Substitute randomly the same number of old individuals in current
population with the new individuals to generate the new population
If stop criteria is reached, end and use the best solution so far as the final optimum
solution.
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string
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Figure 4.7 Flow chart of GA optimization for TVR placement
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4.6 PROGRAMMING AND RESULTS
A MATLAB program was written to verify the above method when applying to the
study system of Figure 4.1.  The results of optimal placement scheme by running this
program are presented in Figure 4.8 and Table 4.4.  The bus admittance matrix is
changed according to this optimal TVR placement (Refer to Table D.2 of Appendix
D).  The convergence procedure is shown in Figure 4.9.
Figure 4.8 Optimal TVR placement and voltage distribution
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Table 4.6 Optimal TVR placement scheme
Location 2 6 9 17 22 32 Total
Power Rating
(standardized, kVA)
330 163 77 124 73 35 802
Table 4.7 The improved voltages
Node 1 2 3 4 5 6 7 8 9 10 11 12
Improved Voltage 0.97 1.00 0.98 0.96 0.95 0.98 0.97 0.96 0.99 0.99 0.98 0.98
Node 13 14 15 16 17 18 19 20 21 22 23 24
Improved Voltage 0.97 0.97 0.97 0.95 0.99 0.98 0.97 0.96 0.95 0.99 0.98 0.98
Node 25 26 27 28 29 30 31 32 33 34
Improved Voltage 0.97 0.98 0.98 0.98 0.96 0.96 0.95 0.99 0.99 0.99
Figure 4.9 Convergence performance
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Figure 4.8 and Table 4.6 show that under this scheme, all node voltages are kept above
0.95pu.  Although the voltages are still below 1.0pu, they are safe for all consumers.
At the same time, the proposed algorithm also guarantees that this scheme is the most
economic among all solutions that satisfy the voltage requirements.  Although the
voltages will be closer to 1.0pu if more TVRs are installed, the cost will naturally
increase accordingly.
For comparison, two sub-optimal solutions are presented below in Figure 4.10 and
Table 4.8.
(a) Sub-optimal solution 1
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(b) Sub-optimal solution 2
Figure 4.10 TVR placement and voltage distribution for two sub-optimal solutions
Table 4.8 TVR placement scheme for two sub-optimal solutions
Locations 3 4 9 15 22 30 Total
Power Rating         318 187 77 132 73 50 837
Locations 2 6 10 14 15 23 32 Total
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It is seen that sub-optimal solution 1 can meet the voltage requirement, however more
TVR ratings are required than the optimal solution.  While sub-optimal solution 2 does
not meet the voltage requirement (the voltage of node 9 and 22 are out of the voltage
limitation), although this solution requires less TVR ratings.
4.7 DISCUSSIONS ABOUT APPLICATION OF GA
4.7.1 Problem of Stagnancy and Stop Criteria
Most heuristic algorithms based programs will stagnate after some iterations of
running.  Generally, such a program does not generate any better solutions after
stagnancy is reached.  So it is necessary to stop the execution if the program begins to
stagnate.  However, the best solution up-to-stagnancy may not be the global optimum.
Then what is usually done is to regenerate a different random population and continue
the running from there.
There are several choices that act as the stop criteria for halting the optimization
process and restarting a new process.  The following two are adopted in this program:
(1) A maximum of total iterations is set as 1000.
(2) The best solution found so far does not improve in the past 30 iterations.
The running of the program is halted and restarted when either conditions is met,
whichever is earlier (see Figure 4.7).
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4.7.2 Parameters Selection of GA
Some parameters of the Genetic Algorithm affect the performance of the algorithm
markedly, e.g., the probabilities for cross-over and mutation, the population size.  The
values of these parameters are selected based on experimental tests.
Normally, the value suggested for probability of crossover cP  is high (within the
interval [0.6, 0.9]).  And the value for probability of mutation mP  is considerably low
(typically less than 0.01), otherwise the reproductive process would behave similarly
to a random search [47] [48].  In this particular application, testing about various
values of cP  and mP  is done and the results are shown in Figure 4.11 and Figure 4.12
respectively.
From Figure 4.11, it is seen that the performance of the program is not quite sensitive
to the value of cP  within the interval of [0.6, 0.9] during early iterations.
Figure 4.12 shows that when mP  is quite small (0.001), the program stagnates too early
and it is difficult to generate high quality solutions.  On the other hand, when mP  is
large (0.05), the program runs like a random search and the fitness is low.
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Figure 4.11 Performance comparison under various values of cP  (fixed 01.0=mP )
Figure 4.12 Performance comparison under various values of mP  (fixed 75.0=cP )
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So the selection of cP  and mP  in this program is as below:
75.0=cP  and 01.0=mP .
4.8 CONCLUSIONS
A method of optimal placement of TVRs for mitigating voltage sag caused by sudden
change of load is described.  All load voltages are required to be within safe range
during a voltage sag situation.  However, the lowest costing is also required for any
compensation solutions.  So an objective function is formed to incorporate both the
voltage profiles and costing.  This method has been successfully applied to a 34-node
study system and the execution of the MATLAB program generates the optimal
placement of TVRs.  Under this optimal solution, all node voltages are in the safe
operation range even for the most serious situation.  At the same time, the optimization
search process using GA also guarantees that the solution obtained is the most
economic one of all.
A mathematical model is built for the TVR, showing that the TVR behaves closely to
an ideal transformer.
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CHAPTER 5 STOCHASTIC ECONOMIC ASSESSMENT OF
VOLTAGE SAG MITIGATION
5.1 INTRODUCTION
Deep voltage sags can occur due to disturbances across inter-connected power
systems.  Considering these, it is not sufficient to use only TVRs to mitigate the sag
problems.  Therefore, the mix of TVR and DVR for sag mitigation is presented in this
Chapter.  Each having distinct features, these two devices are modeled and optimized
to best complement each other in the overall system.
It is reported that PQ surveys and predictive computations can be used to build models
for predicting the magnitude and duration of voltage sags at pcc locations [49] [50].  If
combined with consumer tolerance and cost-per-disruption, these models also predict
the loss to customers due to the degradation of power quality [50].  In order to
determining the optimal sag mitigation, a cost function is required to evaluate a
candidate solution.  However, the computation can become unmanageable using the
above traditional method, when large systems with stochastic voltage-sag data are
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considered.  So a technique known as the Weighted Sampling is developed using the
probability densities of voltage sags, which are obtained from power-quality surveys or
predictive computations.
5.2 PLACEMENT OF DVR AND TVR FOR VOLTAGE SAG MITIGATION
5.2.1 Placement of DVR and TVR
110/10kV
10kV pcc
1 2 3 4 5
6 7
8 9 10 11 12 13 14
29


















Figure 5.1 Placement of DVR and TVR
The two types of series-compensation devices, DVR and TVR, should be optimally
placed in the study system in a distributed configuration.  Figure 5.1 shows one
possible placement scheme.  In such a distributed mitigation situation, the DVRs are
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installed at the interface between the power supply line and the sensitive consumer
terminals.  The TVRs are installed strategically at the feeder line to protect all the
customers downstream.  Each candidate scheme is comprised of the locations, type and
parameters of these devices.




















Figure 5.2 Equivalent model of DVR
DVRs and TVRs are modeled to evaluate each candidate solution.  The equivalent
model of the TVR has been presented earlier in chapter 4.  According to the operation
of a DVR, it is treated as an ideal voltage source without internal impedance, with its
active power loss neglected (Figure 5.2).  Edvr is the maximum value of the
compensation voltage injected by the DVR.  In practical operations the injected
voltage E’dvr may be equal to or less than Edvr.
















Figure 5.3 Converting to current-source model
The voltage-source model is further converted into a current-source for the purpose of











E’dvr,i = the voltage injected into the line by the DVR at node i.
ri+jxi = the equivalent impedance of the load at node i.
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5.3 METHODS OF ECONOMIC ANALYSIS FOR SAG MITIGATION
SOLUTION
5.3.1 Selection of Economic Analysis Tool
Several costing methods can be applied to evaluate each candidate solution, namely,
Investment Payback, Benefit to Cost and Equivalent First Cost.  Although achieving
the same results, the first two methods are found to be unstable for heuristic search as














Ci   = initial cost due to sag problems in $/year.
Cr  = cost due to sag problems after installation of compensation devices in
$/year
Cim  = device cost in $/year
All possible solutions may be assessed during the heuristic search.  In the case where
Cim is very small, i.e., very few mitigation devices are installed, the value of Cr will be
very near to Ci and the difference Ci-Cr is also a very small value.  So the value of






 becomes unstable because both the numerator and denominator are infinite
small.
The Equivalent First Cost method avoids the above problem and has been chosen as
the economic evaluation model.
5.3.2 Cost Function Using Equivalent First Cost Method
Using the Equivalent First Cost method, a candidate solution is evaluated as:
rimtsag CCC +=, (5.3)
The objective is to minimize the total power quality cost Csag,t.
)(
,tsagCMin (5.4)
The device cost Cim normally includes a one-time capital outlay of purchase, interest,
depreciation, installation, maintenance and electrical losses.  It is lumped into an
average annual cost here.
Chapter 5                                                        Stochastic Economic Assessment of Voltage Sag Mitigation
5-7
5.3.3 Conflict Between Cim and Cr
Figure 5.4 shows the conflicting nature between imC  and rC  [30].  A trade-off should
be made to solve this multi-objective problem and obtain the overall minimum value
of Csag,t by means of an optimization algorithm.  And the two costs are derived









Figure 5.4 Minimizing Csag,t
5.4 COST OF SAG MITIGATION SOLUTION - imC
It is required to evaluate Csag,t fast and accurately.
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For any candidate solution, Cim is calculated simply by adding the costs of all devices
installed.  Data in [30] shows that the TVR and DVR costs are proportional to their
kVA ratings.  It also shows that the DVR cost is much high than the TVR cost.
The installed capacities of the DVR and TVR are:
loaddvrdvr IES 3= (5.5)
lineolinedtvr IkVIVS 33 == (5.6)











n = number of nodes in the system
Edvr,i = the maximum compensation voltage of DVR installed at node i
Iload,i = current rating of load at node i
ki = the maximum regulation range of TVR installed at node i
Iline,i = line current flow into node i
VB = the per unit voltage base
Chapter 5                                                        Stochastic Economic Assessment of Voltage Sag Mitigation
5-9
tvrdvr ϕϕ ,  = cost per kVA for DVR and TVR in $/year, respectively
The values of Edvr,i and ki are zero when there is no DVR or TVR installed at node i.
Both Edvr,i and ki are discretized in the algorithm.
5.5 COST TO CONSUMERS AFTER INSTALLATION OF
COMPENSATION DEVICES – rC
5.5.1 Difficulties of Traditional Method
Should the voltage-sag contour and customer susceptibility curve be available, the
number of trips per year at each customer due to voltage sags can be evaluated by
overlaying these characteristics [10][49][51].  Both the associated revenue loss and the
impact of the installed compensation device can then be evaluated.
It is however computationally intensive to apply the above method to individual
consumers in a large system.  Other disadvantages against the method include:
(1) Voltage sag contours may not be available at all consumers, as power-quality
monitoring is usually performed at pcc.
(2) Graphical solution is usually plagued with limited accuracies due to the
approximation by linear interpolation during chart generation [10].
Chapter 5                                                        Stochastic Economic Assessment of Voltage Sag Mitigation
5-10
5.5.2 Proposed Weighted Sampling Method
A technique known as Weighted Sampling is developed to overcome the above
difficulties inherent in the traditional method.  This technique employs sag data
measured at the pcc.  Sag events are treated as random vectors having two elements:
magnitude and duration [52].
Table 5.1 Probability density of sag data at pcc
           Duration
Magnitude
0-0.2s 0.2-0.4s 0.4-0.6s 0.6-0.8s >0.8s
0-10% 0.020 0.006 0.002 0.000 0.042
10-20% 0.008 0.002 0.002 0.000 0.002
20-30% 0.008 0.002 0.002 0.000 0.000
30-40% 0.020 0.004 0.002 0.000 0.002
40-50% 0.028 0.004 0.002 0.002 0.002
50-60% 0.046 0.008 0.002 0.002 0.002
60-70% 0.078 0.012 0.004 0.002 0.004
70-80% 0.153 0.014 0.008 0.004 0.010
80-90% 0.359 0.056 0.024 0.010 0.042
From the pcc voltage sag probability distribution function table (Table 5.1), j=1,2… Sm
represents each event characterized by a range of sag magnitudes and durations.  For
computation of each event j, a value from each of the two ranges, sag magnitude and
sag duration, is randomly selected.  These two values are represented by ( )jV pcc  and
( )jX pcc , where ( )jV pcc  is the sag magnitude and ( )jX pcc  is the sag duration.  The
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effect on each node is then calculated through network analysis to obtain the respective
voltage ( )jVi' , which is the voltage supplied to a consumer.  Coupling with each
consumer’s tolerance curve (Figure 5.5), the total loss of revenue to all consumers
( )jCr'  is computed through:












u(t) is a step function (Figure 5.6):
    = 1 for t≥0
u(t)=
    = 0 otherwise
itm , , itd ,  are the magnitude- and duration-thresholds of customer i  to tolerate
voltage sag as described by their respective consumer tolerance
curves (Figure 5.5).
iθ is the revenue loss of consumer i  per equipment disruption [24].
In Equation (5.8), the loss of revenue to all consumers is obtained using the product of
two step functions (magnitude-thresholds and duration-thresholds of the equipment) as
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in Figure 5.5.  When a consumer voltage falls within the trip area, the equipment will






























Figure 5.6 The step function
With a total number of Sm entries in Table 5.1, the expectation of Cr for one sag event
is obtained by weighing and adding C’r(j) with its corresponding probability:
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where ( )jp  is the probability density of entry j  as read from Table 5.1.
Finally, the total consumer cost Cr for a total number of sags in a year nsag/yr, is
calculated by:
( )'/ ryrsagr CEnC ⋅=














,/ θ           (5.10)
5.5.3 Voltage Seen by Individual Consumers During Voltage Sags at PCC
The node voltages during a voltage sag at the pcc is computed by the following matrix
equation:
ZIIYV 1 == − (4.2)
where Y  is the admittance matrix, determined by the system configuration and
modified according to the installation of TVRs as derived in Chapter 4.
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I  is the vector of current injections, determined by the voltage sag ( )jVpcc  at pcc and
installation of DVRs as Equation (5.1) shows.
For consumers that are protected by a DVR, the voltages supplied to them are by
referring to Figure 5.3:
( ) ( ) '
,
'
idvrii EjVjV += ni ...2,1=           (5.11)
where ( )jVi  is an element of the vector V  and ' ,idvrE  is the actual voltage injected to
the consumer by the DVR installed at node i .
And for nodes without DVRs,
( ) ( )jVjV ii ='           (5.12)
5.6 SEARCHING FOR OPTIMUM PLACEMENT
5.6.1 Definition of Objective Function
As GA deals with the maximization problem, Equation (5.4) is rewritten as:
)( fMax           (5.13)
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==           (5.14)
The total PQ cost Csag,t is “squared” to speed up convergence.
5.6.2 Sectionalized Coding of Solution
Candidate solutions are coded in binary bits to represent the location, type and
parameter for each compensation device.  Hence GA strings can be very long for large
networks with numerous nodes, making the running speed very slow.  A plain coding
system is shown in Figure 5.7, where all nodes are considered possible for the
installations of DVRs or TVRs.  A total of 3n bits are required for a candidate solution,
where n is the number of nodes in the system.
Type & Parameter
1  01 1  00 0  00......
n nodes
1 2 n......
Type: TVR or DVR
Paramter: ki for TVR or Edvr,i for DVR
Figure 5.7 Example of the plain GA coding
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Since it is found from computation experience that only a fraction of the nodes require
the installation of DVRs or TVRs, the GA strings are shortened by sectionalizing them
to deal only with possible number of nodes with installation of DVRs or TVRs.  As
shown in Figure 5.8, Section I of each GA string contained n bits.  Each bit of Section
I is assigned a value of “1” to indicate the installation of a device at the associated
node, and “0” otherwise.  The number of nodes with possible installation of DVRs or
TVRs is preset at nin, i.e. the total number of “1”s in Section I is nin.  Section II is
divided into nin sub-sections that correspond to each “1” in Section I respectively.
Each subsection of Section II thus represent the type of the device and the associated
parameters.  The location of the device is read from the location of each bit “1” in
Section I.
Section I






number of "1" is nin





Type: TVR or DVR
Paramter: ki for TVR or Edvr,i for DVR
Figure 5.8 Example of the sectionalized GA coding
In the above example, if nin=n/3, then the total number of bits for a GA string is
reduced from 3n to n+nin×3=2n, when compared to the plain coding system.  In
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practical computation, nin can be increased if the selected nin is not large enough.  On
the other hand, if the selected nin exceeds the necessary value, the GA optimization
process will set some of the sub-sections in Section II to zeros, to indicate that no
device needed.  The accuracy of the algorithm is guaranteed in this way.
According to the given site restrictions, unwanted sites are removed from each GA
string by optimization.  And according to the given site preferences and voltage-
sensitive consumers with high disruption cost, certain nodes can be prioritized in the
formation of GA strings.
5.6.3 Reversion of GA Strings
The two-point crossover is adopted to improve the speed of convergence.  In each
candidate solution generated during optimization, the number of nodes with
installation of DVR or TVR is different from the preset value of nin after crossover and
mutation.  So the number of “1” bits in Section I is reset to nin as follows:
(1) Should the number of “1”s exceed inn , randomly set the “1” bits in Section I to
“0” to restore the number of “1” bits to inn
(2) Should the number of “1”s is below inn , randomly set the “0” bits in Section I
to “1” to restore the number of “1” bits to inn






Select string in order

























Figure 5.9 Flowchart of the program
The flowchart of the proposed algorithm is shown in Figure 5.9.
Performance of various coding systems and computation conditions are shown in the
next chapter.
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5.7 CONCLUSIONS AND DISCUSSIONS
In order to mitigate the voltage sag problem more effectively, the solution of mixed
placement of DVR and TVR is presented.  Accordingly, an algorithm for optimization
is developed.  With this algorithm, the optimal placement of DVR/TVR can be
searched if the sag data, system configuration and consumer susceptibility are
available.
It is shown that the developed method of Weighted Sampling can overcome the
difficulties encountered during the formulation of the cost function.  In this
formulation, although the accuracy of rC  can be improved with the increment of mS ,
the computation task will also increase correspondingly.   
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CHAPTER 6 CASE STUDIES AND RESULT ANALYSIS
6.1 INTRODUCTION
Each pcc in practical power system has a unique stochastic-characteristic of sag events
[53].  At the same time, the tolerance characteristic of the consumer equipment is also
unique.  So the optimal sag mitigation solution should be case-dependent.  In this
chapter, a wide range of voltage-sag data and consumer tolerance characteristics are
employed to demonstrate the feasibility of the algorithm developed in last chapter.
Meanwhile, the results of all the case studies are compared with those from the central
mitigation method.
6.2 DATA OF CASE STUDIES
6.2.1 Sag Data
Two sets of voltage-sag data at the pcc are chosen to test the algorithm on the study
system shown in Figure 5.1.  A typical set of a rural distribution system voltage-sag
data, termed as Sag1, is shown in Table 6.1, while that of an urban system, termed as
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Sag2, is shown in Table 6.2 [53].  It is observed that consumers of Sag2 are more
exposed to severe voltage sags than those in Sag1 as the Sag2 data exhibits a larger
percentage of deep sags than Sag1 data.  Dividing each entry of the tables by the total
number of sags, the probability density functions of Sag1 and Sag 2 are obtained.
Table 6.1 Sag1 Data
Duration
Magnitude 0-0.2s 0.2-0.4s 0.4-0.6s 0.6-0.8s >0.8s
0-10% 1 0.3 0.1 0 2.1
10-20% 0.4 0.1 0.1 0 0.1
20-30% 0.4 0.1 0.1 0 0
30-40% 1 0.2 0.1 0 0.1
40-50% 1.4 0.2 0.1 0.1 0.1
50-60% 2.3 0.4 0.1 0.1 0.1
60-70% 3.9 0.6 0.2 0.1 0.2
70-80% 7.7 0.7 0.4 0.2 0.5
80-90% 18 2.8 1.2 0.5 2.1
Table 6.2 Sag2 Data
Duration
Magnitude 0-0.2s 0.2-0.4s 0.4-0.6s 0.6-0.8s >0.8s
0-10% 2 0.3 0.3 0.3 3
10-20% 0.8 0.1 0.1 0.1 0.1
20-30% 0.8 0.1 0.1 0.1 0.2
30-40% 3 0.6 0.2 0.3 0.4
40-50% 7.6 1.5 0.6 0.5 0.7
50-60% 11 1.8 1.2 0.5 1.1
60-70% 1.4 4.2 0.1 0.1 0.1
70-80% 2.3 3.2 0.1 0.1 0.1
80-90% 1.8 4.2 0.1 0 0.1
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Table 6.3 Tolerance setting of the customers
Tol1 Tol2 Tol1 Tol2
1 0 0 0 0 0
2 0.5 0.76 0.02 0.2 4000
3 0 0 0 0 0
4 0.5 0.8 0.01 0.1 10
5 0.5 0.8 0.01 0.1 10
6 0 0 0 0 0
7 0 0 0 0 0
8 0.5 0.8 0.01 0.1 200
9 0.6 0.7 0.01 0.1 30
10 0.5 0.8 0.01 0.1 200
11 0.5 0.8 0.01 0.1 10
12 0.6 0.8 0.01 0.1 3
13 0.5 0.81 0.02 0.2 14300
14 0.5 0.8 0.01 0.1 3
15 0.5 0.8 0.01 0.1 3
16 0.5 0.8 0.01 0.1 3
17 0.5 0.8 0.01 0.1 3
18 0.5 0.7 0.03 0.3 1000
19 0.5 0.7 0.01 0.1 200
20 0.5 0.7 0.01 0.1 200
21 0.5 0.7 0.01 0.1 30
22 0.6 0.8 0.01 0.1 10
23 0.5 0.8 0.01 0.1 10
24 0.5 0.8 0.01 0.1 10
25 0.5 0.82 0.02 0.2 14300
26 0.5 0.8 0.01 0.1 10
27 0.6 0.8 0.01 0.1 3
28 0.5 0.8 0.01 0.1 3
29 0.5 0.8 0.01 0.1 3
30 0.5 0.8 0.01 0.1 3
31 0.5 0.7 0.01 0.1 30
32 0.5 0.8 0.01 0.1 10
33 0.5 0.8 0.01 0.1 10
34 0.5 0.8 0.01 0.1 10
Node Mag_th (pu) Dur_th (s) Cost/dis (US$)
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6.2.2 Customer Tolerance Characteristics
Table 6.3 lists two sets of customer tolerance data, Tol1 and Tol2.  These data are
estimated based on reference [10].  Table 6.3 also presents the cost per equipment
disruption, which are obtained through [24].  The power ratings are as listed in Table
4.1.  The difference between Tol1 and Tol2 lies in the threshold values, where the
magnitude threshold values of Tol1 are set lower than that of Tol2.  This means that
the equipment with threshold values of Tol1 can withstand deeper sags than their
counterpart in Tol2.
6.2.3 Combination of Data for Case Studies
Four case studies were carried out using the combination of Sag1, Sag2, Tol1 and Tol2
(Table 6.4).  It is seen that Case 4 is the most serious circumstance and Case 1 is the
least.
Table 6.4 Data composition for case studies
Case 1 Case 2 Case 3 Case 4
Sag data Sag 1 Sag 1 Sag 2 Sag 2
Customer data Tol 1 Tol 2 Tol 1 Tol 2
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6.3 NUMERICAL RESULTS AND ANALYSIS
Some important parameters used in the computation are shown in Table 6.5.
Table 6.5 Parameters of the program
No. Name Value
1 Crossover probability: 0.75
2 Mutation probability 0.01
3 Population size 16
4 Cost/kVA of TVR $40/year
5 Cost/kVA of DVR $160/year
6 Load factor 0.6
Results of the 4 case studies are provided in Table 6.6 and Figure 6.1.  Also listed are
the two related sets of results for comparison, namely: the cost of voltage sags without
compensation, Ci, and the cost with central mitigation using only one DVR at the
supply end of the feeder, C’sag,t.  Both are assessed using stochastic evaluations.  The
compensation voltage of the DVR, Edvr, for the central mitigation scenario is
optimized.  The results are analyzed and the following observations are made:
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(1) Power-quality costs of the distributed mitigation solutions as minimized in
Cases 1-4 are much lower than those of the central mitigation and the no-
compensation schemes.
(2) As expected, Case 1 requires the least device cost Cim, followed by Cases 2, 3
and 4.  However, Case 4 provides the highest investment return of
compensation ((Ci-Cr)/Cim=37.68), followed by Case 2 (35.65), Case 3 (21.54)
and Case 1 (11.46).  This is due mainly to the lower consumer tolerance in
Cases 2 and 4.
(3) Expensive DVRs are placed at nodes 2, 13 and 25 in all four cases and at node
18 in Cases 3 and 4, where customers having high disruption cost are located.
TVRs are placed to support less sensitive loads in Cases 2-4, but with no
notable pattern.
(4) Typical GA convergence performance is shown in Figure 6.2 (recorded during
the running of Case 2).  A comparison is made between the proposed
sectionalized method of GA coding against the plain coding method in Section
5.6.2.  The former coding method is seen to achieve faster convergence than the
latter.  The computing time is typically reduced by 25% (Table 6.7).
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Table 6.6 Results of case studies
Case No.
C sag,t  ($/year) with 
optimal solution 
(C im +C r )
C'sag,t  ($/year) with 
central mitigation 
(C im +C r )
C i ($/year) without 
mitigation
Location 2 13 25
Type DVR DVR DVR
Parameter 0.5 0.5 0.5
Rating(kVA) 82 31 31
Cost ($/year) 13120 4960 4960
Location 2 10 13 25 26
Type DVR TVR DVR DVR TVR
Parameter 0.6 0.06 0.6 0.6 0.06
Rating(kVA) 98 30 37 37 18
Cost ($/year) 15680 1200 5920 5920 720
Location 2 13 18 25 28
Type DVR DVR DVR DVR TVR
Parameter 0.5 0.5 0.5 0.5 0.06
Rating(kVA) 82 31 87 31 4
Cost ($/year) 13120 4960 13920 4960 160
Location 2 13 18 25 27 30 34
Type DVR DVR DVR DVR TVR TVR TVR
Parameter 0.6 0.6 0.4 0.6 0.075 0.06 0.075
Rating(kVA) 98 37 70 37 10 44 13
























































Figure 6.1 Comparison of mitigation solutions
Table 6.7 Running time of plain and sectionalized coding
Coding method Running time Iterations
Plain coding 9’45” 120
Sectionalized coding 7’30” 120
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6.4 PERFORMANCE COMPARISON
6.4.1 Performance Under Various Initial Conditions
Figure 6.2  Convergence with different initial solutions
(a). Randomly-chosen initial solution;
(b). Extreme initial solution: only one DVR at node 2;
(c). Near-optimal initial solution (see Table 6.8) by giving priority to
voltage-sensitive consumers with high disruption cost.
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Table 6.8 Near-optimal initial solution
Node 2 3 13 25 26
Type DVR TVR DVR DVR TVR
Parameter 0.6 0.06 0.6 0.6 0.06
As shown from Figure 6.2, the case with initial solution (b) fails to converge.  The case
with initial solution (c) converges faster but not to the global optimum.  Therefor the
initial condition is set randomly.
6.4.2 Performance Under Various Coding System
Figure 6.3 shows that the program converges faster if nin is intelligently selected as
described in Section 5.6.2.
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Figure 6.3  Typical convergence performance
(a). Plain coding.
(b). Sectionalized coding and nin=n/3.
(c). Sectionalized coding and nin is intelligently selected
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6.5 CONCLUSIONS
The four case studies are carefully chosen.  Very economic results for distributed sag
mitigation are obtained for each case.  The computation results have demonstrated the
scope, validity and unique features of the proposed algorithm.
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CHAPTER 7 CONCLUSIONS AND FUTURE WORK
7.1 CONCLUSIONS
In order to prevent losses caused by voltage sag, it is imperative to find an optimal way
to tackle this problem.  However, most of the previous studies only concentrated on
compensation devices.  With the intention of finding a more general solution, this
study aims to achieve two main objectives: to establish a mathematical model with
which simulation can be done on an effective sag mitigation device TVR, and to
provide an algorithm regarding the optimal placement of compensation devices.
Based on the achieved results in previous chapters, the following conclusions can be
made:
TVR is a cost-effective device for mitigating voltage sags, which has been fully
investigated in this research project.  Accordingly, three important aspects of this
device are studied in detail.  First, the effectiveness of delta connection is analyzed by
phasor-diagram and verified by simulation.  It is the preferred connection due to the
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most common single-line-to-ground fault.  Second, the half-cycle rms detection has a
fast response feature (about 4ms) compared to one-cycle detection (needs 6ms).
Finally, the hysteresis loop control is proved as an effective way to prevent the
instability caused by noises.
The method of optimal placement of compensation devices in a distributed way has
been proposed.  With distributed placement of TVRs across the system, the quality of
voltage is able to remain in the secure range subject to voltage sag caused by sudden
change of load.  The optimization implemented using fuzzy-GA, is required for the
placement due to the economic concern.
In consideration of the stochastic characteristics of sag event, the distributed placement
has to be modified to the placement of DVRs and TVRs together in order to find a
proper solution.  In a similar fashion, the placement of DVR/TVR is also optimized.
Therefore, with the optimized placement, the total power-quality costs are minimized.
The optimal results show that the sensitive consumers should be protected by the more
expensive DVRs, while the non-sensitive loads are supplemented by the less expensive
TVRs.  Meanwhile, the computation results show that the performance of distributed
mitigation is much better than that obtained by using the central mitigation method.
The above results are obtained through case studies using representative data from
both utility and consumers.
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7.2 CONTRIBUTIONS FROM THE PROJECT
A method of mitigating voltage sags by optimal placement of series compensation
devices has been established in this thesis.  Simulations and numerical results
demonstrate the effectiveness of this method.  The main contributions are outlined as
follows:
(1) Build simulation models of TVR and study its configuration and control
method.  Simulation results show its capability of voltage improvement.
(2) Propose the method of sag mitigation by distributed placement of
compensation devices.  And implement this method in a study system.
(3) Establish an economic evaluation model for sag mitigation based on stochastic
characteristics of sag events.  This model is useful to consumers located in a
wide area.
(4) Derive equivalent models of TVR and DVR for the convenience of network
computations.
(5) Investigate the application of GA optimization to the placement of sag
compensation devices. Optimal solutions are obtained for the four study cases.
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7.3 RECOMMENDATIONS OF FUTURE WORK
Some suggestions for further investigation about voltage sag mitigation are described
in this section.  With the aim of finding an optimal sag mitigation, suggestions are
made in three categories, i.e. compensation devices, optimization process and
application range.
Besides the DVR and TVR, the properties of other compensation devices may be
explored in the sag mitigation scheme.  For each kind of device, its equivalent model is
needed to be established for analysis.  Then its algorithm for optimal placement should
also be developed accordingly.  In addition, the enlargement of regulation ranges of
TVR may also be of concern for future studies, which can be done by adding more taps
or by changing the circuit configurations.
Therefore, it is important to develop an effective algorithm for the optimization
searching of sag mitigation.  Comparison studies of various heuristic algorithms must
be done to find the most appropriate algorithm for the optimal placement of sag
compensation devices.  Further research can also be done in a way to improve the
stability of and speed up for the GA application.
Finally, the newly developed algorithm in this thesis can be further tested in other
types of distribution systems and can even be extended to transmission system level.
For example, it can be applied to a loop system which may have different features
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compared to the radial system as used in this thesis.  It can also be applied to a
dynamic system, whose components are non-linear and time-varying.  In addition, the
proposed algorithm can also be applied to a transmission system, where the system
configuration is more complicated.  Therefore, it is necessary to reinvestigate the
impact of a sag compensation device upon the above alternative systems.  And the
viability of the proposed algorithm needs to be tested and demonstrated accordingly.
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Figure A.1 Dynamic Voltage Restorer [6]
The series Dynamic Voltage Restorer (DVR) consists of a voltage-source inverter
(VSI) in series with the supply voltage, as shown in Figure A.1.  The voltage at the
load terminal equals the sum of the supply voltage and the output of the DVR:




+=            (A.1)
A transformer is used to connect the output of the voltage-source inverter to the
system.  A capacity is present on the DC side of the inverter.  The voltage over this
capacitor is kept constant, by exchanging energy with the energy storage reservoir.  As
the DVR has to supply active as well as reactive power, some kind of energy storage is
needed.  In the DVRs that are currently commercially available large capacitors are
used as a source of energy.  Other potential sources are being considered: battery
banks, superconducting coils and flywheels.  The amount of energy depends on the
power delivered by the inverter and on the maximum duration of a sag.  A DVR is
typically designed for a certain maximum sag duration and a certain minimum sag
voltage.
A.2 VOLTAGE SOURCE INVERTER (VSI)
A voltage source inverter is a power electronic device that can generate a sinusoidal
voltage at any required frequency, magnitude and phase angle.  In voltage sag
mitigation it is used to temporarily replace the supply voltage or to generate the part of
the supply voltage which is missing.
By switching the power electronic devices on or off with a pulse-width modulated
(PWM) pattern, an AC voltage is obtained.  The line-to-line rms output voltage is a
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APPENDIX B GENETIC ALGORITHM
B.1 INTRODUCTION
Genetic Algorithm (GA), sometimes called Genetic Search, is a method that was
invented by Professor John Holland and his associates at the University of Michigan in
the 1960s and 1970s for optimizing the functions with discontinuous, noisy,
multimodal domains.  And the first full systematic (and mainly theoretical) treatment
was contained in Holland’s book Adaptation in Natural and Artificial Systems,
University of Michigan Press, Ann Arbor, 1975.  The name genetic algorithm
originates from the analogy between the representation of a complex structure by
means of a vector of components, and the idea, familiar to biologists, of the genetic
structure of a chromosome.
B.2 BASIC CONCEPTS
In many applications, the component vector, also referred as chromosome, string, or
solution, is simply a string of 0s and 1s.  Continuing the genetic analogy, variables are
often called genes, the possible values of a variable alleles, and the position of a
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variable in a string is called its locus.  Several genetic operators have been identified
for manipulating these chromosomes, the most commonly used ones being crossover
(an exchanger of sections of the parents’ chromosomes), and mutation (a random
modification of the chromosome) [33] [34].
In the context of finding the optimal solution to a large combinatorial problem, a
genetic algorithm works by maintaining a population of M chromosomes – potential
parents – whose fitness values have been calculated.  Each chromosome encodes a
solution to the problem, and its fitness value is related to the value of the objective
function for that solution.  After the intermediate population PI is generated for the
next generation by the reproduction process according to a particular rule, where the
mutation is added to enable then entrance of “lost” alleles to the population., each
individual in it (one parent) has a probability of pc to undergo crossover with another
parent by choosing a crossover point X at random.  As the example below:
P1 1  0  1  0  0  1  0
P2 0  1  1  1  0  0  1
X
1  0  1  1  0  0  1
0  1  1  0  0  1  0
Crossover
Mutation
1  0  0  1  0  0  1
0  1  1  0  0  1  1
Mutation
Figure B.1 Operators of GA
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APPENDIX C MATLAB MODELS OF TVR
The single-phase and three-phase models of TVR are shown in Figure C.1 and C.2,
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Figure C.1 Single-phase model of TVR
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Figure C.2 Three-phase model of TVR
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APPENDIX D BUS ADMITTANCE MATRIXES OF STUDY
SYSTEM














APPENDIX D             Bus Admittance Matrixes of Study System
D-2
node 1 2 3 4 5 6 7 8 9
1 4.0643 - 3.096i -4.0643 + 1.6674i 0 0 0 0 0 0 0
2 -4.0643 + 1.6674i 8.5003 - 3.4878i -4.4338 + 1.819i 0 0 0 0 0 0
3 0 -4.4338 + 1.819i 10.145 - 3.1319i -3.1366 + 0.87069i 0 0 0 0 0
4 0 0 -3.1366 + 0.87069i 6.5894 - 1.8297i -3.4502 + 0.95775i 0 0 0 0
5 0 0 0 -3.4502 + 0.95775i 6.9031 - 1.9168i -3.4502 + 0.95775i 0 0 0
6 0 0 0 0 -3.4502 + 0.95775i 8.0845 - 1.7537i -2.0597 + 0.35376i 0 0
7 0 0 0 0 0 -2.0597 + 0.35376i 7.2089 - 1.2382i -2.5746 + 0.4422i 0
8 0 0 0 0 0 0 -2.5746 + 0.4422i 4.2936 - 0.73825i -1.7164 + 0.2948i
9 0 0 0 0 0 0 0 -1.7164 + 0.2948i 4.2936 - 0.73825i
10 0 0 0 0 0 0 0 0 -2.5746 + 0.4422i
11 0 0 0 0 0 0 0 0 0
12 0 0 0 0 0 0 0 0 0
13 0 0 0 0 0 0 0 0 0
14 0 0 0 0 0 0 0 0 0
15 0 0 -2.5746 + 0.4422i 0 0 0 0 0 0
16 0 0 0 0 0 0 0 0 0
17 0 0 0 0 0 0 0 0 0
18 0 0 0 0 0 0 0 0 0
19 0 0 0 0 0 0 0 0 0
20 0 0 0 0 0 0 0 0 0
21 0 0 0 0 0 0 0 0 0
22 0 0 0 0 0 0 0 0 0
23 0 0 0 0 0 0 0 0 0
24 0 0 0 0 0 0 0 0 0
25 0 0 0 0 0 0 0 0 0
26 0 0 0 0 0 -2.5746 + 0.4422i 0 0 0
27 0 0 0 0 0 0 0 0 0
28 0 0 0 0 0 0 0 0 0
29 0 0 0 0 0 0 -2.5746 + 0.4422i 0 0
30 0 0 0 0 0 0 0 0 0
31 0 0 0 0 0 0 0 0 0
32 0 0 0 0 0 0 0 0 0
33 0 0 0 0 0 0 0 0 0
34 0 0 0 0 0 0 0 0 0
Table D.1  Bus admittance matrix of the study system (to be continued)
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node 10 11 12 13 14 15 16 17 18
1 0 0 0 0 0 0 0 0 0
2 0 0 0 0 0 0 0 0 0
3 0 0 0 0 0 -2.5746 + 0.4422i 0 0 0
4 0 0 0 0 0 0 0 0 0
5 0 0 0 0 0 0 0 0 0
6 0 0 0 0 0 0 0 0 0
7 0 0 0 0 0 0 0 0 0
8 0 0 0 0 0 0 0 0 0
9 -2.5746 + 0.4422i 0 0 0 0 0 0 0 0
10 4.4496 - 0.76505i -1.8724 + 0.3216i 0 0 0 0 0 0 0
11 -1.8724 + 0.3216i 4.4496 - 0.76505i -2.5746 + 0.4422i 0 0 0 0 0 0
12 0 -2.5746 + 0.4422i 5.15 - 0.88475i -2.5746 + 0.4422i 0 0 0 0 0
13 0 0 -2.5746 + 0.4422i 4.2993 - 0.741i -1.7164 + 0.2948i 0 0 0 0
14 0 0 0 -1.7164 + 0.2948i 1.7172 - 0.29515i 0 0 0 0
15 0 0 0 0 0 5.15 - 0.88475i -2.5746 + 0.4422i 0 0
16 0 0 0 0 0 -2.5746 + 0.4422i 6.8883 - 1.6398i -4.3128 + 1.1972i 0
17 0 0 0 0 0 0 -4.3128 + 1.1972i 7.1889 - 1.9958i -2.8752 + 0.79813i
18 0 0 0 0 0 0 0 -2.8752 + 0.79813i 5.4185 - 1.3774i
19 0 0 0 0 0 0 0 0 -2.5407 + 0.57805i
20 0 0 0 0 0 0 0 0 0
21 0 0 0 0 0 0 0 0 0
22 0 0 0 0 0 0 0 0 0
23 0 0 0 0 0 0 0 0 0
24 0 0 0 0 0 0 0 0 0
25 0 0 0 0 0 0 0 0 0
26 0 0 0 0 0 0 0 0 0
27 0 0 0 0 0 0 0 0 0
28 0 0 0 0 0 0 0 0 0
29 0 0 0 0 0 0 0 0 0
30 0 0 0 0 0 0 0 0 0
31 0 0 0 0 0 0 0 0 0
32 0 0 0 0 0 0 0 0 0
33 0 0 0 0 0 0 0 0 0
34 0 0 0 0 0 0 0 0 0
(Continued) Table D.1  Bus admittance matrix of the study system (to be continued)
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node 19 20 21 22 23 24 25 26 27
1 0 0 0 0 0 0 0 0 0
2 0 0 0 0 0 0 0 0 0
3 0 0 0 0 0 0 0 0 0
4 0 0 0 0 0 0 0 0 0
5 0 0 0 0 0 0 0 0 0
6 0 0 0 0 0 0 0 -2.5746 + 0.4422i 0
7 0 0 0 0 0 0 0 0 0
8 0 0 0 0 0 0 0 0 0
9 0 0 0 0 0 0 0 0 0
10 0 0 0 0 0 0 0 0 0
11 0 0 0 0 0 0 0 0 0
12 0 0 0 0 0 0 0 0 0
13 0 0 0 0 0 0 0 0 0
14 0 0 0 0 0 0 0 0 0
15 0 0 0 0 0 0 0 0 0
16 0 0 0 0 0 0 0 0 0
17 0 0 0 0 0 0 0 0 0
18 -2.5407 + 0.57805i 0 0 0 0 0 0 0 0
19 5.084 - 1.1573i -2.5407 + 0.57805i 0 0 0 0 0 0 0
20 -2.5407 + 0.57805i 5.3381 - 1.2151i -2.7948 + 0.63585i 0 0 0 0 0 0
21 0 -2.7948 + 0.63585i 4.8571 - 0.99086i -2.0597 + 0.35376i 0 0 0 0 0
22 0 0 -2.0597 + 0.35376i 4.122 - 0.70877i -2.0597 + 0.35376i 0 0 0 0
23 0 0 0 -2.0597 + 0.35376i 4.122 - 0.70877i -2.0597 + 0.35376i 0 0 0
24 0 0 0 0 -2.0597 + 0.35376i 3.7787 - 0.64981i -1.7164 + 0.2948i 0 0
25 0 0 0 0 0 -1.7164 + 0.2948i 1.7254 - 0.29915i 0 0
26 0 0 0 0 0 0 0 4.4496 - 0.76505i -1.8724 + 0.3216i
27 0 0 0 0 0 0 0 -1.8724 + 0.3216i 4.448 - 0.76428i
28 0 0 0 0 0 0 0 0 -2.5746 + 0.4422i
29 0 0 0 0 0 0 0 0 0
30 0 0 0 0 0 0 0 0 0
31 0 0 0 0 0 0 0 0 0
32 0 0 0 0 0 0 0 0 0
33 0 0 0 0 0 0 0 0 0
34 0 0 0 0 0 0 0 0 0
(Continued) Table D.1  Bus admittance matrix of the study system (to be continued)
APPENDIX D             Bus Admittance Matrixes of Study System
D-5
node 28 29 30 31 32 33 34
1 0 0 0 0 0 0 0
2 0 0 0 0 0 0 0
3 0 0 0 0 0 0 0
4 0 0 0 0 0 0 0
5 0 0 0 0 0 0 0
6 0 0 0 0 0 0 0
7 0 -2.5746 + 0.4422i 0 0 0 0 0
8 0 0 0 0 0 0 0
9 0 0 0 0 0 0 0
10 0 0 0 0 0 0 0
11 0 0 0 0 0 0 0
12 0 0 0 0 0 0 0
13 0 0 0 0 0 0 0
14 0 0 0 0 0 0 0
15 0 0 0 0 0 0 0
16 0 0 0 0 0 0 0
17 0 0 0 0 0 0 0
18 0 0 0 0 0 0 0
19 0 0 0 0 0 0 0
20 0 0 0 0 0 0 0
21 0 0 0 0 0 0 0
22 0 0 0 0 0 0 0
23 0 0 0 0 0 0 0
24 0 0 0 0 0 0 0
25 0 0 0 0 0 0 0
26 0 0 0 0 0 0 0
27 -2.5746 + 0.4422i 0 0 0 0 0 0
28 2.5756 - 0.44268i 0 0 0 0 0 0
29 0 5.1502 - 0.88488i -2.5746 + 0.4422i 0 0 0 0
30 0 -2.5746 + 0.4422i 4.292 - 0.73748i -1.7164 + 0.2948i 0 0 0
31 0 0 -1.7164 + 0.2948i 3.4354 - 0.59085i -1.7164 + 0.2948i 0 0
32 0 0 0 -1.7164 + 0.2948i 4.2936 - 0.73825i -2.5746 + 0.4422i 0
33 0 0 0 0 -2.5746 + 0.4422i 5.1518 - 0.88565i -2.5746 + 0.4422i
34 0 0 0 0 0 -2.5746 + 0.4422i 2.5772 - 0.44345i
(Continued) Table D.1  Bus admittance matrix of the study system
APPENDIX D             Bus Admittance Matrixes of Study System
D-6
node 1 2 3 4 5 6 7 8 9
1 4.0643 - 3.096i -3.8814 + 1.5924i 0 0 0 0 0 0 0
2 -3.8814 + 1.5924i 8.1428 - 3.3411i -4.4338 + 1.819i 0 0 0 0 0 0
3 0 -4.4338 + 1.819i 10.145 - 3.1319i -3.1366 + 0.87069i 0 0 0 0 0
4 0 0 -3.1366 + 0.87069i 6.5894 - 1.8297i -3.4502 + 0.95775i 0 0 0 0
5 0 0 0 -3.4502 + 0.95775i 6.9031 - 1.9168i -3.295 + 0.91466i 0 0 0
6 0 0 0 0 -3.295 + 0.91466i 7.781 - 1.6695i -2.0597 + 0.35376i 0 0
7 0 0 0 0 0 -2.0597 + 0.35376i 7.2089 - 1.2382i -2.5746 + 0.4422i 0
8 0 0 0 0 0 0 -2.5746 + 0.4422i 4.2936 - 0.73825i -1.6392 + 0.28154i
9 0 0 0 0 0 0 0 -1.6392 + 0.28154i 4.1426 - 0.71232i
10 0 0 0 0 0 0 0 0 -2.5746 + 0.4422i
11 0 0 0 0 0 0 0 0 0
12 0 0 0 0 0 0 0 0 0
13 0 0 0 0 0 0 0 0 0
14 0 0 0 0 0 0 0 0 0
15 0 0 -2.5746 + 0.4422i 0 0 0 0 0 0
16 0 0 0 0 0 0 0 0 0
17 0 0 0 0 0 0 0 0 0
18 0 0 0 0 0 0 0 0 0
19 0 0 0 0 0 0 0 0 0
20 0 0 0 0 0 0 0 0 0
21 0 0 0 0 0 0 0 0 0
22 0 0 0 0 0 0 0 0 0
23 0 0 0 0 0 0 0 0 0
24 0 0 0 0 0 0 0 0 0
25 0 0 0 0 0 0 0 0 0
26 0 0 0 0 0 -2.5746 + 0.4422i 0 0 0
27 0 0 0 0 0 0 0 0 0
28 0 0 0 0 0 0 0 0 0
29 0 0 0 0 0 0 -2.5746 + 0.4422i 0 0
30 0 0 0 0 0 0 0 0 0
31 0 0 0 0 0 0 0 0 0
32 0 0 0 0 0 0 0 0 0
33 0 0 0 0 0 0 0 0 0
34 0 0 0 0 0 0 0 0 0
Table D.2  Bus admittance matrix of the study system under the optimal TVR placement (to be continued)
APPENDIX D             Bus Admittance Matrixes of Study System
D-7
node 10 11 12 13 14 15 16 17 18
1 0 0 0 0 0 0 0 0 0
2 0 0 0 0 0 0 0 0 0
3 0 0 0 0 0 -2.5746 + 0.4422i 0 0 0
4 0 0 0 0 0 0 0 0 0
5 0 0 0 0 0 0 0 0 0
6 0 0 0 0 0 0 0 0 0
7 0 0 0 0 0 0 0 0 0
8 0 0 0 0 0 0 0 0 0
9 -2.5746 + 0.4422i 0 0 0 0 0 0 0 0
10 4.4496 - 0.76505i -1.8724 + 0.3216i 0 0 0 0 0 0 0
11 -1.8724 + 0.3216i 4.4496 - 0.76505i -2.5746 + 0.4422i 0 0 0 0 0 0
12 0 -2.5746 + 0.4422i 5.15 - 0.88475i -2.5746 + 0.4422i 0 0 0 0 0
13 0 0 -2.5746 + 0.4422i 4.2993 - 0.741i -1.7164 + 0.2948i 0 0 0 0
14 0 0 0 -1.7164 + 0.2948i 1.7172 - 0.29515i 0 0 0 0
15 0 0 0 0 0 5.15 - 0.88475i -2.5746 + 0.4422i 0 0
16 0 0 0 0 0 -2.5746 + 0.4422i 6.8883 - 1.6398i -4.1187 + 1.1433i 0
17 0 0 0 0 0 0 -4.1187 + 1.1433i 6.8095 - 1.8904i -2.8752 + 0.79813i
18 0 0 0 0 0 0 0 -2.8752 + 0.79813i 5.4185 - 1.3774i
19 0 0 0 0 0 0 0 0 -2.5407 + 0.57805i
20 0 0 0 0 0 0 0 0 0
21 0 0 0 0 0 0 0 0 0
22 0 0 0 0 0 0 0 0 0
23 0 0 0 0 0 0 0 0 0
24 0 0 0 0 0 0 0 0 0
25 0 0 0 0 0 0 0 0 0
26 0 0 0 0 0 0 0 0 0
27 0 0 0 0 0 0 0 0 0
28 0 0 0 0 0 0 0 0 0
29 0 0 0 0 0 0 0 0 0
30 0 0 0 0 0 0 0 0 0
31 0 0 0 0 0 0 0 0 0
32 0 0 0 0 0 0 0 0 0
33 0 0 0 0 0 0 0 0 0
34 0 0 0 0 0 0 0 0 0
(Continued) Table D.2  Bus admittance matrix of the study system under the optimal TVR placement (to be continued)
APPENDIX D             Bus Admittance Matrixes of Study System
D-8
node 19 20 21 22 23 24 25 26 27
1 0 0 0 0 0 0 0 0 0
2 0 0 0 0 0 0 0 0 0
3 0 0 0 0 0 0 0 0 0
4 0 0 0 0 0 0 0 0 0
5 0 0 0 0 0 0 0 0 0
6 0 0 0 0 0 0 0 -2.5746 + 0.4422i 0
7 0 0 0 0 0 0 0 0 0
8 0 0 0 0 0 0 0 0 0
9 0 0 0 0 0 0 0 0 0
10 0 0 0 0 0 0 0 0 0
11 0 0 0 0 0 0 0 0 0
12 0 0 0 0 0 0 0 0 0
13 0 0 0 0 0 0 0 0 0
14 0 0 0 0 0 0 0 0 0
15 0 0 0 0 0 0 0 0 0
16 0 0 0 0 0 0 0 0 0
17 0 0 0 0 0 0 0 0 0
18 -2.5407 + 0.57805i 0 0 0 0 0 0 0 0
19 5.084 - 1.1573i -2.5407 + 0.57805i 0 0 0 0 0 0 0
20 -2.5407 + 0.57805i 5.3381 - 1.2151i -2.7948 + 0.63585i 0 0 0 0 0 0
21 0 -2.7948 + 0.63585i 4.8571 - 0.99086i -1.967 + 0.33784i 0 0 0 0 0
22 0 0 -1.967 + 0.33784i 3.9408 - 0.67765i -2.0597 + 0.35376i 0 0 0 0
23 0 0 0 -2.0597 + 0.35376i 4.122 - 0.70877i -2.0597 + 0.35376i 0 0 0
24 0 0 0 0 -2.0597 + 0.35376i 3.7787 - 0.64981i -1.7164 + 0.2948i 0 0
25 0 0 0 0 0 -1.7164 + 0.2948i 1.7254 - 0.29915i 0 0
26 0 0 0 0 0 0 0 4.4496 - 0.76505i -1.8724 + 0.3216i
27 0 0 0 0 0 0 0 -1.8724 + 0.3216i 4.448 - 0.76428i
28 0 0 0 0 0 0 0 0 -2.5746 + 0.4422i
29 0 0 0 0 0 0 0 0 0
30 0 0 0 0 0 0 0 0 0
31 0 0 0 0 0 0 0 0 0
32 0 0 0 0 0 0 0 0 0
33 0 0 0 0 0 0 0 0 0
34 0 0 0 0 0 0 0 0 0
(Continued) Table D.2  Bus admittance matrix of the study system under the optimal TVR placement (to be continued)
APPENDIX D             Bus Admittance Matrixes of Study System
D-9
node 27 28 29 30 31 32 33 34
1 0 0 0 0 0 0 0 0
2 0 0 0 0 0 0 0 0
3 0 0 0 0 0 0 0 0
4 0 0 0 0 0 0 0 0
5 0 0 0 0 0 0 0 0
6 0 0 0 0 0 0 0 0
7 0 0 -2.5746 + 0.4422i 0 0 0 0 0
8 0 0 0 0 0 0 0 0
9 0 0 0 0 0 0 0 0
10 0 0 0 0 0 0 0 0
11 0 0 0 0 0 0 0 0
12 0 0 0 0 0 0 0 0
13 0 0 0 0 0 0 0 0
14 0 0 0 0 0 0 0 0
15 0 0 0 0 0 0 0 0
16 0 0 0 0 0 0 0 0
17 0 0 0 0 0 0 0 0
18 0 0 0 0 0 0 0 0
19 0 0 0 0 0 0 0 0
20 0 0 0 0 0 0 0 0
21 0 0 0 0 0 0 0 0
22 0 0 0 0 0 0 0 0
23 0 0 0 0 0 0 0 0
24 0 0 0 0 0 0 0 0
25 0 0 0 0 0 0 0 0
26 -1.8724 + 0.3216i 0 0 0 0 0 0 0
27 4.448 - 0.76428i -2.5746 + 0.4422i 0 0 0 0 0 0
28 -2.5746 + 0.4422i 2.5756 - 0.44268i 0 0 0 0 0 0
29 0 0 5.1502 - 0.88488i -2.5746 + 0.4422i 0 0 0 0
30 0 0 -2.5746 + 0.4422i 4.292 - 0.73748i -1.7164 + 0.2948i 0 0 0
31 0 0 0 -1.7164 + 0.2948i 3.4354 - 0.59085i -1.6392 + 0.28154i 0 0
32 0 0 0 0 -1.6392 + 0.28154i 4.1426 - 0.71232i -2.5746 + 0.4422i 0
33 0 0 0 0 0 -2.5746 + 0.4422i 5.1518 - 0.88565i -2.5746 + 0.4422i
34 0 0 0 0 0 0 -2.5746 + 0.4422i 2.5772 - 0.44345i
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